Survey
* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project
Download Interconnect Layout Optimization Under Higher
Document related concepts
Mathematical economics wikipedia , lookup
General circulation model wikipedia , lookup
Theoretical ecology wikipedia , lookup
History of numerical weather prediction wikipedia , lookup
Inverse problem wikipedia , lookup
Knapsack problem wikipedia , lookup
Natural computing wikipedia , lookup
Dynamic programming wikipedia , lookup
Lattice delay network wikipedia , lookup
Genetic algorithm wikipedia , lookup
Travelling salesman problem wikipedia , lookup
Operational transformation wikipedia , lookup
Multiple-criteria decision analysis wikipedia , lookup
Transcript
R0 is far away from a Constant! effective-resistance R0 for unit-width n-transistor size = 400x size = 100x cl \ tt 0.225pf 0.425pf 0.825pf ï® 0.10ns 12270 9719 8665 0.20ns 19180 12500 10250 cl \ tt 0.501pf 0.901pf 1.701pf 0.05ns 12200 11560 8463 0.10ns 15550 13360 9688 0.20ns 19150 17440 12470 R0 depends on size, input slope tt and output load cl ïµ ï® 0.05ns 12200 8135 8124 May differ by a factor of 2 Using more accurate model like the table-based device model has the potential of further delay reduction. ïµ But easy to be trapped at local optimum, and tends to be even worse than using simple model [Fishburn-Dunlop, ICCADâ85]
![itching and scratching guided notes [2/17/2017]](http://s1.studyres.com/store/data/005554232_1-fdcd1a11e73f76c0d26c4b298e3f53ab-150x150.png)
