* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Download an efficient utilization of a power in vlsi design
Valve RF amplifier wikipedia , lookup
Standby power wikipedia , lookup
Electronic engineering wikipedia , lookup
Rectiverter wikipedia , lookup
Power electronics wikipedia , lookup
Power MOSFET wikipedia , lookup
Radio transmitter design wikipedia , lookup
Audio power wikipedia , lookup
Switched-mode power supply wikipedia , lookup
Captain Power and the Soldiers of the Future wikipedia , lookup
AN EFFICIENT UTILIZATION OF A POWER IN VLSI DESIGN OBJECTIVE To Propose Various Techniques to Design Low Power and High Performance VLSI Systems. INTRODUCTION Types of Integrated Chips (IC). Manufacturing steps in VLSI Chips. The Sources of Power Dissipation. Low Power Design Space. Power Minimization Techniques. TYPES OF IC’S SSI LSI VLSI ULSI MANUFACTURING STEPS IN VLSI SOURCES OF POWER DISSIPATION Leakage Currents. The Short Circuit Current. Charging & Discharging of capacitive loads. LOW POWER DESIGN SPACE Optimization of Voltage, Physical Capacitance, and Switching Activity. POWER MINIMIZATION TECHNIQUES Reduction of Chip & Package Capacitance, Scaling the Supply Voltage, Employing Better design Techniques, Using Power Management Strategies, SOI Technology. SOI Technology Improves Circuit Noise Margin and performance, Reduce the Junction Capacitance due to Oxide isolations. Two types of SOI technology: Partially Depleted (PD): Floating body effects Fully Depleted (FD): No Floating body effects CONCLUSIONS This technology targeting the supply voltage around 1V and operating with reduced threshold, Low power interconnects reduced the swing, Application specific processing, Integrated design methodology, Power saving techniques, and System performance can be improved by moving the work to less energy constrained parts of a system. REFERENCES S.M. Kang " Accurate simulation of power dissipation in VLSI circuits. " IEEE journal of Solid State Circuits, 22 (5): 889 - 891 Oct 1986. A. Tyagi. ' Hercules: a power analyzer of MOS VLSI circuits. " in proceeding of the I Aided Design, pages 530-533, November, 1987. P. Van Oostende, P. Six and J. Vandewalle and H.De Man./" Estimation of typical power of synchronous {CMOS} circuits using a hierarchy of simulators. " IEEE Journal of Solid State Circuits, 28(1): 26-39, January 1993 EEE International Conference on computer 1994. B.J. George, D.Gossian, S.C. Tyler, M.C Wloka, and G.K.H. Yeap. " Power analysis and characterization for semi-custom design. " In proceeding of the 1994 International workshop on Low Power Design, pages 215-281,April.