* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project
Download MC33800, Engine Control Integrated Circuit
Electrical ballast wikipedia , lookup
Voltage optimisation wikipedia , lookup
Flip-flop (electronics) wikipedia , lookup
Power inverter wikipedia , lookup
Electrical substation wikipedia , lookup
Ground (electricity) wikipedia , lookup
Mains electricity wikipedia , lookup
Stray voltage wikipedia , lookup
Control system wikipedia , lookup
Power MOSFET wikipedia , lookup
Current source wikipedia , lookup
Voltage regulator wikipedia , lookup
Resistive opto-isolator wikipedia , lookup
Variable-frequency drive wikipedia , lookup
Alternating current wikipedia , lookup
Schmitt trigger wikipedia , lookup
Distribution management system wikipedia , lookup
Fault tolerance wikipedia , lookup
Switched-mode power supply wikipedia , lookup
Immunity-aware programming wikipedia , lookup
Earthing system wikipedia , lookup
Buck converter wikipedia , lookup
Pulse-width modulation wikipedia , lookup
FUNCTIONAL DESCRIPTION FUNCTIONAL INTERNAL BLOCK DESCRIPTION FUNCTIONAL INTERNAL BLOCK DESCRIPTION Figure 5. Functional Block Diagram ANALOG CONTROL CIRCUITRY The 33800 is designed to operate from 5.0 to 36V on the VPWR pin. The VPWR pin supplies power to all internal regulators, analog and logic circuit blocks. The VDD supply is used for setting communication threshold levels and supplying power to the SO driver. This IC architecture provides low quiescent current Sleep Modes. Applying VPWR to the device will cause a Power On Reset (POR). The on-chip oscillator supports the selectable PWM frequency and duty cycle. The on-chip voltage regulator and bandgap supply the required voltages to the internal circuitry. current limits to accommodate lamp inrush current. The device allows for parallel control of the outputs or SPI control through the use of several input command words. CONSTANT CURRENT LOW SIDE DRIVERS: CCD1 AND CCD2 The CCD1/CCD2 constant current controllers are switching hysteretic current controllers with a superimposed dither. The controllers are designed to provide a programmable constant current through a solenoid valve. Fluid flow is controlled by the amount of current run through the driven solenoid valve. MCU INTERFACE AND OUTPUT CONTROL The device is designed with six flexible PWM gate driver outputs. Each driver may be controlled directly from the MCU and may be programmed through the SPI for a specific frequency and duty cycle. LOWâSIDE DRIVERS: OUT1 â OUT8 GATE PRE-DRIVERS: GD1 â GD6 The GD1 â GD6 pins are the gate drive outputs for external MOSFETS. They can be PWMâed with speed and duty cycle choices per the SPI command registers. Internal to the device is a Gate to Source resistor designed to hold the external MOSFET in the OFF state while the device is in POR. The 33800 provides flexible control of 8 low side driver outputs. Outputs 1 and 2 are specifically designed with higher 33800 18 Analog Integrated Circuit Device Data Freescale Semiconductor