* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Download Jordan University of Science and Technology Abstract: Authors: Low
Audio power wikipedia , lookup
Electric power system wikipedia , lookup
Electrification wikipedia , lookup
Pulse-width modulation wikipedia , lookup
Current source wikipedia , lookup
Electrical ballast wikipedia , lookup
Immunity-aware programming wikipedia , lookup
Power inverter wikipedia , lookup
Three-phase electric power wikipedia , lookup
Power engineering wikipedia , lookup
Electronic paper wikipedia , lookup
Amtrak's 25 Hz traction power system wikipedia , lookup
Resistive opto-isolator wikipedia , lookup
Electrical substation wikipedia , lookup
History of electric power transmission wikipedia , lookup
Schmitt trigger wikipedia , lookup
Variable-frequency drive wikipedia , lookup
Opto-isolator wikipedia , lookup
Voltage regulator wikipedia , lookup
Distribution management system wikipedia , lookup
Power electronics wikipedia , lookup
Surge protector wikipedia , lookup
Stray voltage wikipedia , lookup
Buck converter wikipedia , lookup
Switched-mode power supply wikipedia , lookup
Alternating current wikipedia , lookup
Jordan University of Science and Technology High Speed Low Power Multi-Threshold Voltage Flip Flops Authors: Abdoul Rjoub, Ali Shatnawi Abstract: Low-Power High-Speed Flip Flops (LPHSFF) are proposed in this paper. They are based on CMOS multi-threshold voltage techniques. High threshold voltage MOSFET transistors are applied on the non-critical paths of ?ip-?ops in order to suppress the stand-by leakage-current, while low threshold voltage MOSFET transistors are applied on the cross-coupled critical path which in fact is the speed bottle neck of the ?ip-?ip. This happened in order to increase the speed of operation of the circuit and to reduce the power dissipation. The proposed technique is usable in all types of ?ip-?ops. Simulation results show the validity of the proposed technique to save power dissipation and to increase the speed of operation of the circuits. Using SPICE parameters of 0.25 um multi-threshold voltage CMOS technology, simulation results for 2.1 V supply voltage shown that 30% of power dissipation is reduced as the speed of operation is increased by 55%. Di?erent applications are used to demonstrate the validity of the proposed technique.