* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Download Linear Regulator Fundamentals
Control theory wikipedia , lookup
Chirp spectrum wikipedia , lookup
Electrical substation wikipedia , lookup
Mathematics of radio engineering wikipedia , lookup
History of electric power transmission wikipedia , lookup
Stepper motor wikipedia , lookup
Ground loop (electricity) wikipedia , lookup
Control system wikipedia , lookup
Power inverter wikipedia , lookup
Electrical ballast wikipedia , lookup
Pulse-width modulation wikipedia , lookup
Variable-frequency drive wikipedia , lookup
Power MOSFET wikipedia , lookup
Surge protector wikipedia , lookup
Integrating ADC wikipedia , lookup
Schmitt trigger wikipedia , lookup
Stray voltage wikipedia , lookup
Current source wikipedia , lookup
Resistive opto-isolator wikipedia , lookup
Three-phase electric power wikipedia , lookup
Power electronics wikipedia , lookup
Voltage optimisation wikipedia , lookup
Distribution management system wikipedia , lookup
Opto-isolator wikipedia , lookup
Wien bridge oscillator wikipedia , lookup
Alternating current wikipedia , lookup
Mains electricity wikipedia , lookup
Switched-mode power supply wikipedia , lookup
Voltage regulator wikipedia , lookup
Linear Regulator Fundamentals 2.1 Types of Linear Regulators What is a Linear Voltage Regulator • A linear regulator operates by using a voltage-controlled current source to force a fixed voltage to appear at the regulator output terminal. The control circuitry continuously monitors (senses) the output voltage, and adjusts the current source (as required by the load) to hold the output voltage at the desired value. • The design limit of the current source defines the maximum load current the regulator can source and still maintain regulation. • The output voltage is controlled using a feedback loop, which requires some type of compensation to assure loop stability. Most linear regulators have built-in compensation, and are completely stable without external components. • Some regulators (like Low-Dropout types), do require some external capacitance connected from the output lead to ground to assure regulator stability. 2 Linear-Regulator Operation • Voltage feedback samples the output R1 and R2 may be internal or external • Feedback controls pass transistor’s current to the load VIN VOUT PASS TRANSISTOR R1 CIN ERROR AMP COUT R LOAD VREF R2 3 Linear-Regulator Topologies VDO = V BE + VSAT VDO = 2VBE + V SAT VOUT VIN VIN VOUT VOLTAGE CONTROL VOLTAGE CONTROL GND GND NPN QUASI-LDO NPN DARLINGTON V DO = RON X I LOAD V DO = VSAT VIN VOUT VOUT VIN P-FET VOLTAGE CONTROL VOLTAGE CONTROL GND GND PNP LDO P-FET LDO 4 Simple Model • A basic (first order) linear voltage regulator can be modeled with two resistors and a power supply for VIN. • In reality, the only constant is the output voltage, VOUT. Everything else can, and will, be constantly changing. • The input voltage may have changes due to outside influences, the load current may change due to a dynamic change in the behavior of the load. • Changes in these variables can all happen simultaneously, and the value needed for RPASS to hold VOUT at a constant value will need to change as well. 5 Simple Model with Values • For the first example, we will assign typical operating values and calculate the value needed for the series pass element RPASS. – VIN = 12V – VOUT= 5V – ILOAD = 50 mA • With VIN = 12V and VOUT = 5V, the voltage across RPASS = (12V - 5V) = 7V • With the current through RPASS = ILOAD = 50 mA, the needed resistance for RPASS = (7V / 50mA)= 140 Ohms 6 Simple Model with Change of Load Current • For the second example, we will change the load current from 50mA to 500mA and calculate the value needed for the series pass element RPASS. – VIN = 12V – VOUT = 5V – ILOAD = 500 mA • With VIN = 12V and VOUT = 5V, the voltage across RPASS = (12V - 5V) = 7V • With the current through RPASS = ILOAD = 500 mA, the needed resistance for RPASS = (7V / 500mA)= 14 Ohms 7 Simple Model with Change in Input Voltage • For the third example, we will change the input voltage from 12V to 22V and calculate the value needed for the series pass element RPASS. – VIN = 22V – VOUT = 5V – ILOAD = 50 mA • With VIN = 22V and VOUT = 5V, the voltage across RPASS = (22V - 5V) = 17V • With the current through RPASS = ILOAD = 50 mA, the needed resistance for RPASS = (17V / 50mA) = 340 Ohms 8 The Control Loop • It has been shown that the resistance of series pass element, RPASS, needs to change as the operating conditions change. • This is accomplished with a control loop. • The error amplifier monitors the sampled output voltage, compares it to a known reference voltage, and actively changes RPASS to keep VOUT constant. – A characteristic of any linear voltage regulator is that it requires a finite amount of time to "correct" the output voltage after a change in load current demand. – This "time lag" defines the characteristic called transient response, which is a measure of how fast the regulator returns to steady-state conditions after a load change 9 Simple Model, with Control Loop Blocks • Here 'simple' blocks have added to show the four basic divisions of any linear voltage regulator: 1) Series Pass Element 2) Error Amplifier 3) VOUT Sampling Network 4) Reference Voltage 10 Adding A Zero To The LDO Loop • All capacitors have an equivalent series resistance (ESR) ESR C • The ESR adds a zero to the LDO loop whose frequency is: – FZERO = 1/(2 x COUT x ESR) CAPACITOR SHOWING ESR • The zero adds positive phase shift that can compensate for one of the two low-frequency poles in the LDO loop 11 Stabilizing the LDO Using COUT ESR • When the output capacitor ESR is 1Ω, it adds a zero at 16 kHz • The zero brings the total phase shift @ 0 dB back to -110° 60 LOOP GAIN (dB) • The zero adds about +81° of positive phase shift @ 0 dB 80 P1 40 ZERO 20 0 • The phase margin is increased to +70°, so the loop is stable PL R L =100 Ohm C OUT = 10 µF ESR = 1 Ohm PPWR PHASE SHIFT (DEG) -20 0 Phase Margin = 70° With Zero -90 Without Zero -180 10 100 10K 100K 1K FREQUENCY (Hz) 1M 10M ESR ZERO STABILIZES LDO 12 Phase Lead From Feed-Forward Capacitor • CF and R1 form a zero: – FZ = 1 / (2π x R1 x CF) • Unfortunately, they also create a pole: – FP = 1 / (2π x R1//R2 x CF) 13 CF Positive-Phase Lead vs. VOUT • Maximum possible phase lead depends on: – VOUT/VFB ratio – Placement of zero frequency FZ with respect to unity gain 60 50 SHIFT (DEG) POSITIVE PHASE VOUT= 12V 40 VOUT= 5V 30 20 VOUT= 3.3V 10 0 .01 0.1 f / f 1.0 10 zf c BENEFIT OF LEAD CAPACITOR CF 14 De-Stabilizing the LDO Loop: How to Build an Oscillator • What is the most common reason why an LDO oscillates? THE OUTPUT CAPACITOR! – 1. ESR too high • Poor quality tantalum capacitors can have a high ESR • An aluminum electrolytic will have a high ESR at cold temperatures – 2. ESR too low • Many surface-mount ceramic capacitors have very low (<20 mW) ESRs • Tantalum, OSCON, SP, POSCAP, film capacitors all have low ESRs 15 The Stable Range for ESR • ESR must be within the min/max range specified by the manufacturer to assure stability 100 C OUT = 4.7 µF OUTPUT CAPACITOR ESR (ž) V OUT = 3V 10 1 STABLE REGION 0.1 .01 0 10 20 30 LOAD CURRENT (mA) ESR RANGE FOR LP2982 40 50 16 Why High ESR Makes an LDO Unstable • High ESR moves the zero to a lower frequency LOOP GAIN (dB) • Phase shift from other high frequency poles (not shown) makes ESR values >10W generally unstable 60 40 PL ZERO 20 RL = 100 Ohm 0 PHASE SHIFT (DEG) • This increases the loop bandwidth, allowing the pole PPWR to add more phase shift before the 0 dB frequency P1 80 COUT = 10 µF ESR = 20 Ohm PPWR -20 0 -90 -180 10 100 10K 100K 1K FREQUENCY (Hz) 1M 10M HIGH ESR CAUSES UNSTABLE LOOP 17 Why Low ESR Makes an LDO Unstable • Low ESR moves the zero to a higher frequency PL P1 40 LOOP GAIN (dB) • Because the zero adds no positive phase shift at 0 dB, the two lowfrequency poles cause the phase shift to reach -180° (unstable) 60 20 0 RL = 100 Ohm COUT = 10 µF ESR = 0.05Ohm -20 PPWR -40 ZERO PHASE SHIFT (DEG) • The zero occurs more than a decade higher than the 0 dB frequency 80 -60 0 -90 -180 10 100 100K 1K 10K FREQUENCY (Hz) 1M 10M LOW ESR CAUSES UNSTABLE LOOP 18 Thank you! 19