* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Download Self-Calibration and Digital Trimming of Successive Approximation
Electrical engineering wikipedia , lookup
Oscilloscope wikipedia , lookup
Time-to-digital converter wikipedia , lookup
Josephson voltage standard wikipedia , lookup
Analog television wikipedia , lookup
Telecommunication wikipedia , lookup
Surge protector wikipedia , lookup
Resistive opto-isolator wikipedia , lookup
Television standards conversion wikipedia , lookup
Broadcast television systems wikipedia , lookup
Oscilloscope types wikipedia , lookup
Operational amplifier wikipedia , lookup
Voltage regulator wikipedia , lookup
Electronic engineering wikipedia , lookup
Schmitt trigger wikipedia , lookup
Valve RF amplifier wikipedia , lookup
Power electronics wikipedia , lookup
Oscilloscope history wikipedia , lookup
Integrating ADC wikipedia , lookup
Immunity-aware programming wikipedia , lookup
Switched-mode power supply wikipedia , lookup
Opto-isolator wikipedia , lookup
School of Electrical, Computer and Energy Engineering PhD Final Oral Defense Self-Calibration and Digital Trimming of Successive Approximation Analog-to-Digital Converters by Shankar Thirunakkarasu August 13, 2014 2:00PM ERC 490 Committee: Dr. Bertan Bakkaloglu (chair) Dr. Douglas Garrity Dr. Michael Kozicki Dr. Jennifer Kitchen Abstract Several state of the art, monitoring and control systems, such as DC motor controllers, power line monitoring and protection systems, instrumentation systems and battery monitors require direct digitization of a high voltage input signals. Analog-to-Digital Converters (ADCs) that can digitize high voltage signals require high linearity and low voltage coefficient capacitors. A built in self-calibration and digital-trim algorithm correcting static mismatches in Capacitive Digital-to-Analog Converter (CDAC) used in Successive Approximation Register Analog to Digital Converters (SAR-ADCs) is proposed. The algorithm uses a dynamic error correction (DEC) capacitor to cancel the static errors occurring in each capacitor of the array as the first step upon power-up and eliminates the need for an extra calibration DAC. Self-trimming is performed digitally during normal ADC operation. The algorithm is implemented on a 14-bit high-voltage input range SAR ADC with integrated dynamic error correction capacitors. The IC is fabricated in 0.6-um high voltage compliant CMOS process, accepting up to 24Vpp differential input signal. The proposed approach achieves 73.32 dB Signal to Noise and Distortion Ratio (SNDR) which is an improvement of 12.03 dB after self-calibration at 400 kS/s sampling rate, consuming 90-mW from a +/-15V supply. The calibration circuitry occupies 28% of the capacitor DAC, and consumes less than 15mW during operation. Measurement results shows that this algorithm reduces INL from as high as 7 LSBs down to 1 LSB and it works even in the presence of larger mismatches exceeding 260 LSBs. Similarly, it reduces DNL errors from 10 LSBs down to 1 LSB. The ADC occupies an active area of 9.76 mm2.