A CMOS 33-mW 100-MHz 80-dB SFDR Sample-and-Hold Amplifier PAPER Cheng-Chung HSU
... stringent requirements. The ADC uses M identical Nbit ADCs operating in parallel at fs /M clock rate to achieve an equivalent fs sampling rate and N-bit resolution. A single input sample-and-hold amplifier (SHA) is preferred to avoid the potential sampling phase offset if M distributed SHAs are used i ...
... stringent requirements. The ADC uses M identical Nbit ADCs operating in parallel at fs /M clock rate to achieve an equivalent fs sampling rate and N-bit resolution. A single input sample-and-hold amplifier (SHA) is preferred to avoid the potential sampling phase offset if M distributed SHAs are used i ...
Design of a 5.8 GHz Multi-Modulus Prescaler - Til Daim
... By cascading two or more dual-modulus prescalers one can obtain a multimodulus prescaler. An example of how that can be done is shown below. The circuit in g. 2.7 consists of two of the ÷2/3 circuits described above coupled in series. The modulus control signals are binary weighted, so the period o ...
... By cascading two or more dual-modulus prescalers one can obtain a multimodulus prescaler. An example of how that can be done is shown below. The circuit in g. 2.7 consists of two of the ÷2/3 circuits described above coupled in series. The modulus control signals are binary weighted, so the period o ...
Quad, 8-Bit, 100 MSPS Serial LVDS 1.8 V A/D Converter AD9287
... The AD9287 is available in an RoHS compliant, 48-lead LFCSP. It is specified over the industrial temperature range of −40°C to +85°C. ...
... The AD9287 is available in an RoHS compliant, 48-lead LFCSP. It is specified over the industrial temperature range of −40°C to +85°C. ...
DCR01 Series: Miniature, 1W Isolated
... The output may be permanently enabled by connecting the ENABLE pin to the VREC pin. The DCR01 may be enabled remotely by connecting the ENABLE pin to VREC via a pullup resistor (REN ), the value of this resistor is not critical for the DCR01 as only a small current flows. The switch SW1 can be used ...
... The output may be permanently enabled by connecting the ENABLE pin to the VREC pin. The DCR01 may be enabled remotely by connecting the ENABLE pin to VREC via a pullup resistor (REN ), the value of this resistor is not critical for the DCR01 as only a small current flows. The switch SW1 can be used ...
DAC08 数据手册DataSheet 下载
... low “glitch” energy and at low power consumption. Monotonic multiplying performance is attained over a wide 20-to-1 reference current range. Matching to within 1 LSB between reference and full-scale currents eliminates the need for full- ...
... low “glitch” energy and at low power consumption. Monotonic multiplying performance is attained over a wide 20-to-1 reference current range. Matching to within 1 LSB between reference and full-scale currents eliminates the need for full- ...
ONET4291T 数据资料 dataSheet 下载
... The RSSI output is a current output, which requires a resistive load to ground (GND). The voltage gain can be adjusted for the intended application by choosing the external resistor. However, for proper operation of the ONET4291T, ensure that the voltage at RSSI never exceeds VCC – 0.65 V. The minim ...
... The RSSI output is a current output, which requires a resistive load to ground (GND). The voltage gain can be adjusted for the intended application by choosing the external resistor. However, for proper operation of the ONET4291T, ensure that the voltage at RSSI never exceeds VCC – 0.65 V. The minim ...
LTC2377-20 - 20-Bit, 500ksps, Low Power SAR
... may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may effect device reliability and lifetime. Note 2: All voltage values are with respect to ground. Note 3: When these pin voltages are taken below ground or above REF or OVDD, they will b ...
... may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may effect device reliability and lifetime. Note 2: All voltage values are with respect to ground. Note 3: When these pin voltages are taken below ground or above REF or OVDD, they will b ...
Share your feedback/comments at pak
... reset. These terms are universal in describing the output states of any multivibrator circuit. So A bistable multivibrator is one with two stable output states. In a bistable multivibrator, the condition of Q=1 and not-Q=0 is defined as set. A condition of Q=0 and not-Q=1 is conversely defined as re ...
... reset. These terms are universal in describing the output states of any multivibrator circuit. So A bistable multivibrator is one with two stable output states. In a bistable multivibrator, the condition of Q=1 and not-Q=0 is defined as set. A condition of Q=0 and not-Q=1 is conversely defined as re ...
MAX34406 Quad Current-Sense Amplifier with Overcurrent Threshold Comparators General Description
... output (OC1 to OC4) is asserted. If the enable input (ENA) is logic-high, SHTDN asserts when any of the four overcurrent outputs go logic-high. Assertion of SHTDN on overcurrent can be delayed and/or filtered by attaching an external capacitor to CDLY. Once SHTDN is latched high impedance, it remain ...
... output (OC1 to OC4) is asserted. If the enable input (ENA) is logic-high, SHTDN asserts when any of the four overcurrent outputs go logic-high. Assertion of SHTDN on overcurrent can be delayed and/or filtered by attaching an external capacitor to CDLY. Once SHTDN is latched high impedance, it remain ...
IOSR Journal of Electrical and Electronics Engineering PP 37-42 www.iosrjournals.org
... A low noise amplifier (LNA) requirement is important with regard to system performance due to growth of modern communication systems [1-3].Amplification is one of the most basic and prevalent RF circuit functions in modern RF and microwave systems. To amplify the received signal in a RF system, a lo ...
... A low noise amplifier (LNA) requirement is important with regard to system performance due to growth of modern communication systems [1-3].Amplification is one of the most basic and prevalent RF circuit functions in modern RF and microwave systems. To amplify the received signal in a RF system, a lo ...
LP339 Ultra-Low Power Quad Comparator (Rev
... Note 2: For elevated temperature operation, Tj max is 125˚C for the LP339. θja (junction to ambient) is 175˚C/W for the LP339N and 120˚C/W for the LP339M when either device is soldered in a printed circuit board in a still air environment. The low bias dissipation and the “ON-OFF” characteristic of ...
... Note 2: For elevated temperature operation, Tj max is 125˚C for the LP339. θja (junction to ambient) is 175˚C/W for the LP339N and 120˚C/W for the LP339M when either device is soldered in a printed circuit board in a still air environment. The low bias dissipation and the “ON-OFF” characteristic of ...
report
... on top of a NMOS pull-down network (PDN); where the pull-up and pull-down outputs are DeMorgan duals of each other [2]. These gates behave much like an inverter, with the PUN charging capacitances and the PDN network discharging them. As such, much of what has been said above holds true here and the ...
... on top of a NMOS pull-down network (PDN); where the pull-up and pull-down outputs are DeMorgan duals of each other [2]. These gates behave much like an inverter, with the PUN charging capacitances and the PDN network discharging them. As such, much of what has been said above holds true here and the ...
View File
... node has at all times a low-resistance path to VDD or ground. Switch S1 is used to form AND Function of its controlling variable B and variable A at the CMOS inverter output. Y of PTL is connected to input of another inverter. When B is Hi S1 closes and Y=A. Node Y will be connected to either VDD (i ...
... node has at all times a low-resistance path to VDD or ground. Switch S1 is used to form AND Function of its controlling variable B and variable A at the CMOS inverter output. Y of PTL is connected to input of another inverter. When B is Hi S1 closes and Y=A. Node Y will be connected to either VDD (i ...
SN65HVD11-HT - Texas Instruments
... The SN65HVD11-HT device combines a 3-state differential line driver and differential input line receiver that operates with a single 3.3-V power supply. It is designed for balanced transmission lines and meets or exceeds ANSI TIA/EIA-485-A and ISO 8482:1993, with the exception that the thermal shutd ...
... The SN65HVD11-HT device combines a 3-state differential line driver and differential input line receiver that operates with a single 3.3-V power supply. It is designed for balanced transmission lines and meets or exceeds ANSI TIA/EIA-485-A and ISO 8482:1993, with the exception that the thermal shutd ...
8-BIT PARALLEL-OUT SERIAL SHIFT
... Thermal Information table, Typical Characteristics section, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Informati ...
... Thermal Information table, Typical Characteristics section, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Informati ...
ECE1250_Cards_Guide
... Buffers usually used in input blocks to eliminate loading effects on small signals driving low input resistance of difference amplifier. Input resistance is approximately Rs + Rf but is not constant, owing to changing voltages at + and – inputs of op-amp. Output voltage is limited to range of power ...
... Buffers usually used in input blocks to eliminate loading effects on small signals driving low input resistance of difference amplifier. Input resistance is approximately Rs + Rf but is not constant, owing to changing voltages at + and – inputs of op-amp. Output voltage is limited to range of power ...
CoolRunner-II Demo Board Summary
... used. There is no sign of buffer oscillation the output, and the buffer noise that was fed back to the input has disappeared. Also note the relative high-to-low and low-to-high transition points between the two traces: the Schmitt trigger buffer adds a small amount of hysteresis (approximately 500 m ...
... used. There is no sign of buffer oscillation the output, and the buffer noise that was fed back to the input has disappeared. Also note the relative high-to-low and low-to-high transition points between the two traces: the Schmitt trigger buffer adds a small amount of hysteresis (approximately 500 m ...
DAC7616 数据资料 dataSheet 下载
... whose output controls the serial-to-parallel shift register internal to the DAC7616 (see the block diagram on the front of this data sheet). These two inputs are completely interchangeable. In addition, care must be taken with the state of CLK when CS rises at the end of a serial transfer. If CLK is ...
... whose output controls the serial-to-parallel shift register internal to the DAC7616 (see the block diagram on the front of this data sheet). These two inputs are completely interchangeable. In addition, care must be taken with the state of CLK when CS rises at the end of a serial transfer. If CLK is ...
LT2078/LT2079- Micropower, Dual and Quad, Single Supply, Precision Op Amps
... the LT2078/LT2079 was concentrated on reducing supply current without sacrificing other parameters. The offset voltage achieved is the lowest on any dual or quad nonchopper stabilized op amp––micropower or otherwise. Offset current, voltage and current noise, slew rate and gain bandwidth product are ...
... the LT2078/LT2079 was concentrated on reducing supply current without sacrificing other parameters. The offset voltage achieved is the lowest on any dual or quad nonchopper stabilized op amp––micropower or otherwise. Offset current, voltage and current noise, slew rate and gain bandwidth product are ...
UC3844B, UC3845B, UC2844B, UC2845B High Performance
... The oscillator frequency is programmed by the values selected for the timing components RT and CT. Capacitor CT is charged from the 5.0 V reference through resistor RT to approximately 2.8 V and discharged to 1.2 V by an internal current sink. During the discharge of CT, the oscillator generates an ...
... The oscillator frequency is programmed by the values selected for the timing components RT and CT. Capacitor CT is charged from the 5.0 V reference through resistor RT to approximately 2.8 V and discharged to 1.2 V by an internal current sink. During the discharge of CT, the oscillator generates an ...
Flip-flop (electronics)
In electronics, a flip-flop or latch is a circuit that has two stable states and can be used to store state information. A flip-flop is a bistable multivibrator. The circuit can be made to change state by signals applied to one or more control inputs and will have one or two outputs. It is the basic storage element in sequential logic. Flip-flops and latches are a fundamental building block of digital electronics systems used in computers, communications, and many other types of systems.Flip-flops and latches are used as data storage elements. A flip-flop stores a single bit (binary digit) of data; one of its two states represents a ""one"" and the other represents a ""zero"". Such data storage can be used for storage of state, and such a circuit is described as sequential logic. When used in a finite-state machine, the output and next state depend not only on its current input, but also on its current state (and hence, previous inputs). It can also be used for counting of pulses, and for synchronizing variably-timed input signals to some reference timing signal.Flip-flops can be either simple (transparent or opaque) or clocked (synchronous or edge-triggered). Although the term flip-flop has historically referred generically to both simple and clocked circuits, in modern usage it is common to reserve the term flip-flop exclusively for discussing clocked circuits; the simple ones are commonly called latches.Using this terminology, a latch is level-sensitive, whereas a flip-flop is edge-sensitive. That is, when a latch is enabled it becomes transparent, while a flip flop's output only changes on a single type (positive going or negative going) of clock edge.