• Study Resource
  • Explore Categories
    • Arts & Humanities
    • Business
    • Engineering & Technology
    • Foreign Language
    • History
    • Math
    • Science
    • Social Science

    Top subcategories

    • Advanced Math
    • Algebra
    • Basic Math
    • Calculus
    • Geometry
    • Linear Algebra
    • Pre-Algebra
    • Pre-Calculus
    • Statistics And Probability
    • Trigonometry
    • other →

    Top subcategories

    • Astronomy
    • Astrophysics
    • Biology
    • Chemistry
    • Earth Science
    • Environmental Science
    • Health Science
    • Physics
    • other →

    Top subcategories

    • Anthropology
    • Law
    • Political Science
    • Psychology
    • Sociology
    • other →

    Top subcategories

    • Accounting
    • Economics
    • Finance
    • Management
    • other →

    Top subcategories

    • Aerospace Engineering
    • Bioengineering
    • Chemical Engineering
    • Civil Engineering
    • Computer Science
    • Electrical Engineering
    • Industrial Engineering
    • Mechanical Engineering
    • Web Design
    • other →

    Top subcategories

    • Architecture
    • Communications
    • English
    • Gender Studies
    • Music
    • Performing Arts
    • Philosophy
    • Religious Studies
    • Writing
    • other →

    Top subcategories

    • Ancient History
    • European History
    • US History
    • World History
    • other →

    Top subcategories

    • Croatian
    • Czech
    • Finnish
    • Greek
    • Hindi
    • Japanese
    • Korean
    • Persian
    • Swedish
    • Turkish
    • other →
 
Profile Documents Logout
Upload
Thesis Presentation Michael Steigerwald Spring 2007
Thesis Presentation Michael Steigerwald Spring 2007

... • Only the worst case for each node is used in the final calculation of the FIT for the entire circuit • Then the FIT for each node is summed and this is the FIT number for the circuit • By calculating the FIT in this manner you could easily find the FIT of a path or a cone – This information could ...
Lattice FPGA Presentation??
Lattice FPGA Presentation??

A DCM Based PFC CUK Converter-Speed Adjustable BLDC
A DCM Based PFC CUK Converter-Speed Adjustable BLDC

EBM-300308_100-P-000146-en
EBM-300308_100-P-000146-en

4-digit duplex LCD car clock
4-digit duplex LCD car clock

MAX9217 27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer General Description
MAX9217 27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Serializer General Description

... Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except VOD, ΔVOD, and ΔVOS. Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at TA = + ...
Optimizing IP3 and ACPR Measurements
Optimizing IP3 and ACPR Measurements

General Description Features
General Description Features

DYNAMIC MEASUREMENT UNCERTAINTY OF HV VOLTAGE DIVIDERS
DYNAMIC MEASUREMENT UNCERTAINTY OF HV VOLTAGE DIVIDERS

... To evaluate these convolutions, digital filtering may be used as in [4]. Another alternative which will be pursued here is to use a dynamic simulator (section 3.1). How the covariance matrix u Ρ2 can be determined is not addressed here as it is assumed known. Within the framework of dynamic metrolog ...
LTC6908-1/LTC6908-2 - Resistor Set SOT-23
LTC6908-1/LTC6908-2 - Resistor Set SOT-23

... The output of the MDAC is then filtered by a lowpass filter with a corner frequency set to the modulation rate (fOUT/N). This limits the frequency change rate and softens corners of the waveform, but allows the waveform to fully settle at each frequency step. The rise and fall times of this single pol ...
CM-iGLX User Manual
CM-iGLX User Manual

... The instruction set supported by the core is a combination of Intel’s Pentium, the AMD-K6 microprocessor and the Athlon FPU, and the AMD Geode LX processor specific instructions. Specifically, it supports the Pentium, Pentium Pro, 3DNow technology for the AMD-K6 and Athlon processors, and MMX instru ...
High Bandwidth Interconnect Models and Signal Integrity
High Bandwidth Interconnect Models and Signal Integrity

... • Why signal integrity will get harder to solve • The right design methodology • The role of accurate, high bandwidth measurements • Two case studies: switching noise, probing ...
stepper motor
stepper motor

Chap03: Boolean Algebra and Digital Logic
Chap03: Boolean Algebra and Digital Logic

AD7170 数据手册DataSheet下载
AD7170 数据手册DataSheet下载

... The AD7170 has one differential analog input channel that is connected to the modulator; that is, the input is unbuffered. Note that this unbuffered input path provides a dynamic load to the driving source. Therefore, resistor/capacitor combinations on the input pins can cause dc gain errors, depend ...
P3Z22V10 3V zero power, TotalCMOS™, universal PLD device
P3Z22V10 3V zero power, TotalCMOS™, universal PLD device

... User-defined functions are created by programming the connections of input signals into the array. User-configurable output structures in the form of I/O macrocells further increase logic flexibility. ...
Document
Document

299 8.1 COMBINED ANALOG/DIGITAL COMPUTING ELEMENTS
299 8.1 COMBINED ANALOG/DIGITAL COMPUTING ELEMENTS

... we have a total analog output Signal of (S.4 + 1.6 of the individual multiplier elements is shown. + 0.12 + 2.0) x 0.1 = .912. Together with the single decimal output (1) from the digital multiplier The Parallel B~ MUltiplier2 in fig. 3 the total output is then 7 + .912 • 1.912, which accepts two 1n ...
Hardware and Layout Design Considerations for DDR Memory
Hardware and Layout Design Considerations for DDR Memory

Delay Models
Delay Models

Design 4-Bit Binary Counter with Parallel Load using Nanometric Technique
Design 4-Bit Binary Counter with Parallel Load using Nanometric Technique

IOSR Journal of VLSI and Signal Processing (IOSR-JVSP)
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP)

9.3 System Overview
9.3 System Overview

Linear Transverters for 144 and 220 Mhz
Linear Transverters for 144 and 220 Mhz

... transverter interconnecting cables, interfering with signals being received from 220 MHz. Also, when more than one transverter with a 28-MHz IF is operated in the same room (at a multioperator VHF contest station, for example), it is not uncommon to hear signals from the other IF transceivers. Oscil ...
LPC-MT-2138
LPC-MT-2138

< 1 ... 48 49 50 51 52 53 54 55 56 ... 200 >

Time-to-digital converter



In electronic instrumentation and signal processing, a time to digital converter (abbreviated TDC) is a device for recognizing events and providing a digital representation of the time they occurred. For example, a TDC might output the time of arrival for each incoming pulse. Some applications wish to measure the time interval between two events rather than some notion of an absolute time.In electronics time-to-digital converters (TDCs) or time digitizers are devices commonly used to measure a time interval and convert it into digital (binary) output. In some cases interpolating TDCs are also called time counters (TCs).TDCs are used in many different applications, where the time interval between two signal pulses (start and stop pulse) should be determined. Measurement is started and stopped, when either the rising or the falling edge of a signal pulse crosses a set threshold. These requirements are fulfilled in many physical experiments, like time-of-flight and lifetime measurements in atomic and high energy physics, experiments that involve laser ranging and electronic research involving the testing of integrated circuits and high-speed data transfer.
  • studyres.com © 2026
  • DMCA
  • Privacy
  • Terms
  • Report