* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Download GENERAL OVERVIEW OF HOW POWER ELECTRONICS
Power factor wikipedia , lookup
Current source wikipedia , lookup
Power over Ethernet wikipedia , lookup
Audio power wikipedia , lookup
Electric machine wikipedia , lookup
Resistive opto-isolator wikipedia , lookup
Brushed DC electric motor wikipedia , lookup
Electrical ballast wikipedia , lookup
Control system wikipedia , lookup
Mercury-arc valve wikipedia , lookup
Electrification wikipedia , lookup
Opto-isolator wikipedia , lookup
Electric power system wikipedia , lookup
Stepper motor wikipedia , lookup
History of electric power transmission wikipedia , lookup
Stray voltage wikipedia , lookup
Utility frequency wikipedia , lookup
Amtrak's 25 Hz traction power system wikipedia , lookup
Electrical substation wikipedia , lookup
Vehicle-to-grid wikipedia , lookup
Three-phase electric power wikipedia , lookup
Power engineering wikipedia , lookup
Distributed generation wikipedia , lookup
Pulse-width modulation wikipedia , lookup
Buck converter wikipedia , lookup
Solar micro-inverter wikipedia , lookup
Voltage optimisation wikipedia , lookup
Switched-mode power supply wikipedia , lookup
Distribution management system wikipedia , lookup
Alternating current wikipedia , lookup
Mains electricity wikipedia , lookup
Power inverter wikipedia , lookup
GENERAL OVERVIEW OF HOW POWER ELECTRONICS WORK Pana Shenoy Calnetix Technologies, LLC Cerritos, CA, USA Calnetix’s Vericycle™ Bidirectional Drives typically interface with high-speed Permanent Magnet Synchronous Machines (PMSM). The power electronics can be configured for a variety of PMSM pole numbers, including more complex, higher pole configurations. On the utility side, Calnetix drives are capable of interfacing with U.S. and international power networks that are within the voltage/frequency range defined in our specifications. Power Architecture Calnetix’s power electronics power architecture has a very simple hardware configuration consisting of two identical inverter modules interconnected by a DC link capacitor. The DC link capacitor provides a low voltage ripple DC energy buffer for the modules. Both modules are similar in construction and configuration. Therefore, Vericycle™ drives are capable of bidirectional power flow operation (motoring mode or generating mode). The supervisory controls automatically assign different functional modes of operation to the modules based on the system application. The module that is connected to the utility grid assumes an active rectification role for motor drive applications and assumes a grid tie inverter role for generating applications. The module that is connected to the motor assumes variable voltage and frequency inverting mode for motor drive applications and assumes variable voltage and frequency active rectification mode for generating applications. Figure 1 illustrates the basic building block of the Vericycle™ power electronics. In generating mode, high frequency AC power, generated from the machine, is converted to regulated DC power by the machine side inverter thus charging the DC-Link capacitors. The machine side inverter uses field oriented controls and maintains current to be sinusoidal, thus optimizing the power draw from the machine while maintaining optimum power conversion efficiency. This DC power is then inverted to an alternating current of either 50 Hz or 60 Hz to pass on to a commercial AC power grid (utility grid). In motoring mode, 50 or 60 Hz AC power from utility grid is converted to regulated DC power by the grid side inverter in the active rectification role, thus charging the DC-Link capacitors. Energy from the DCLink is then inverted by the motor side inverter to 3 phase variable –voltage and variable-frequency AC power to drive the PMSM. 1 ©Calnetix Technologies, January 2014 FIG. 1 GRID POWER FLOW – GENERATING POWER FLOW – MOTORING MACHINE INVERTER GRID INVERTER PM MACHINE DC LINK CAPACITOR SUPERVISORY CONTROLS Supervisory Controller Architecture Calnetix has developed a simple and robust supervisory control incorporating a sensorless algorithm to control the inverter stages that is stable across a wide range of operating conditions of voltage and frequency. The control has a good tolerance of the grid voltage unbalance and waveform distortion. Not using a speed, position or voltage sensor in the system design provides an important hardware simplification in design of PMSMs. It also resolves most common technical challenges associated with electrical noise and high voltage isolation issues. The controller works on principles of the sensorless field oriented algorithm utilizing a Space Vector Modulation (SVM) scheme to control both grid and machine inverter stages. In the case of grid inverter control, the grid is assimilated to a virtual PMSM with impedance matching the machine resistance and inductance given by filter inductance, shown in Figure 2. The Back Electro Motive Force (Back EMF) is considered to be the grid RMS voltage. 2 ©Calnetix Technologies, January 2014 FIG. 2 AC SIDE DC LINK R R R G A T E G A T E G A T E D R I V E R D R I V E R D R I V E R INVERTER VIRTUAL PM MACHINE OR GRID The grid side module is connected to a three-phase grid through one series inductor per phase, shown in Figure 3. The inductor value and the switching frequency of the inverter are optimized to minimize the harmonics of the fundamental frequency entering the grid system. The motor side module is connected to a three-phase machine through one series inductor per phase. The inductor value and the switching frequency of the inverter also are optimized to minimize the harmonics of the fundamental frequency entering the motor. 3 ©Calnetix Technologies, January 2014 FIG. 3 Grid (Virtual PMSM) Machine (PMSM) ~ Current Sense PWM Grid Controller DC BUS Voltage Sense Fiber Optic Communication Current Sense PWM Motor Controller A sensorless field oriented control (FOC) with space vector modulation scheme uses a virtual flux estimator together with a phase lock loop (PLL). This offers better noise immunity compared to the commonly used sensed voltage methods. The PLL is able to track grid frequency and voltage angle smoothly, which allows the control to follow the voltage waveform, resulting in a near unity power factor- power flow to the grid. The close loop regulation control algorithm for the module is very similar and is implemented by two major control loops- inner current control and outer voltage or speed control. The outer voltage control (or speed) is used to regulate the DC bus voltage to the predefined value. The inner current loop is used to regulate the magnitude and phase angle of the current to and from the grid or motor. D-axis and Qaxis currents are de-coupled and then regulated separately by current controllers. The primary aim of the control is to transfer current (power) from DC bus to the grid with unity power factor, and vice versa. The reactive current (power) can also be adjusted if required through the D-axis variable inside the control loop. Figure 4 and Figure 5 show the basic control blocks within the controller. 4 ©Calnetix Technologies, January 2014 The control function also includes interface communication, PWM commutation, annunciation and protection for critical conditions, such as over current, over voltage, over speed and over temperature. FIG. 4: MOTOR – GENERATOR CONTROL DIAGRAM DC_LINK_HI A To active rectifier side B DC_LINK_LO C Ta Tc Tb PMSM -Ib -Ic SVPWM Clarke abc Usα Park -1 Park SPD_cmd + θr Ud Feed Forward Id d, q Iq Estimator & PLL + + - α, β d, q Uq + Iβ Iα Usβ α, β α, β + Iq_reg Id_reg SPD_reg Id_ref = 0 Iq_ref + + - - Id_fbk Iq_fbk SPD_est (feedback) DSP FOC control 5 ©Calnetix Technologies, January 2014 FIG. 5: GRID TIE – ACTIVE RECTIFIER CONTROL DIAGRAM A ~ 3 phase GRID DC_LINK_HI B To Motor Side C DC_LINK_LO Ta -Ib -Ic Tc Tb SVPWM Clarke abc α, β Iβ Iα Usα Park α, β Iq Usβ Park θ α, β d, q Id -1 Id Iq Estimator & PLL d, q Uq Ud + - + + + Uq VDC_fbk Ud VDC_cmd + Iq_reg Feed Forward Id_reg - SPD_reg + Id_ref = 0 - + Iq_ref DSP FOC control 6 ©Calnetix Technologies, January 2014