* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Download The DatasheetArchive - Datasheet Search Engine - I
Resistive opto-isolator wikipedia , lookup
Stray voltage wikipedia , lookup
Flip-flop (electronics) wikipedia , lookup
Variable-frequency drive wikipedia , lookup
Pulse-width modulation wikipedia , lookup
Alternating current wikipedia , lookup
Voltage optimisation wikipedia , lookup
Buck converter wikipedia , lookup
Schmitt trigger wikipedia , lookup
Immunity-aware programming wikipedia , lookup
Mains electricity wikipedia , lookup
MOTOROLA SEMICONDUCTOR TECHNICAL Order this document by MC145436ND DATA I MC145436A Advance Information Low-Power Dual Tone Multiple Frequency Receiver The MCI 45436A is a low–power and improved input sensitivity version of the MC14LC5436. The MCI 45436A is a silicon gate CMOS LSI device containing the filter and decoder for detection of a pair of tones conforming to the DTMF standard with outputs in hexadecimal. Switched capacitor filter technology is used together with digital circuitry for the timing control and output circuits. The MCI 45436A provides excellent power line noise and dial tone rejection and is suitable for applications in central office equipment, PABX, and keyphone systems, remote control equipment and consumer telephonv ~roducts. The MC1 45436A offers the following pe;ormance features: ,?.sr*.,! ../ h at,,,. ,,:>.?,,.:,,,,,.. ‘$lJ<, .&“ Uses Inexpensive 3.58 MHz Crystal ~’..;i} Provides Guard Time Controls to Improve Speech Immunity ‘ $.,.’$i$,~, ,.,.~k?~. \ ,:... .>? Output in &Bit Hexadecimal Code ~x.. ‘*..! :yk&, \<F* Built–In 60 Hz and Dial Tone Rejection ~‘\:> ~\“..:jk!\. Pin Compatible with SS1–204, MC1 45436, and MCI 4LC54S~;w{, Functional and Applicational Compatible with MCI 45436 and “t+ ~>,:i$ #>.\:. , MC14LC5436 ,,;*ING INFORMATION “~~145436AP MCI 45436ADW Plastic DIP SOG Package Single + 5 V Power Supply Detects All 16 Standard Digits PIN ASSIGNMENTS PDIP D2 1* 14 D4 D1 2 13 Da ENB 3 12 DV VDD 4 11 ATE GT 5 10 Xin Xen 6 9 Xout A“ n 7 8 GND SOG D2 [ 10 16 ] D4 D1 [ 2 15 ] D8 ENB [ 3 14 ] DV VDD [ 4 13 ] NC NC [ 5 12 ] ATB GT [ 6 11 ] Xi” Xen [ 7 10 ] Xout 4“ ~ 8 9 ~ GND NC= NO CONNECTION @ his document contains information on a new product. Specifications and information herein are subject to change without notice REV O 7/95 MOTOROLA @ Motorola, Inc. 1995 @ I BLOCK DIAGRAM FILTER Y v PREAMP m *I IL 1 )1 + D2 v MC145436A 2 MOTOROLA MAXIMUM RATINGS (Voltages Referenced to GND Unless Otherwise Noted) I Rating I Symbol VDD DC Supply Voltage I \ Input Voltage, Ain I DC Current Drain per Pin I lpDl ~Operating Temperature =9eTemperature Range Range I Unit v I lvDD-lotOvDD+o.5 I I I TA I I Tsta I V *1O lrnAl 100 lmwl –40to -65to This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than the maximum rated voltages to this high impedance circuit. For proper operation it is recommended that ~n and Vout be constrained to the range ~l:ss (~n or Vout) s VDD. Reliability of ope~~~:~iis enhanced if unused inputs are tiR@ ~. ~Hd 1 v + 6.0 – 0.5 to VDD + 0.5 ~n I Power Dissipation Value –0.5to W“ Input Voltage, Any Pin Except fin ELECTRICAL I +85 I“cl +150 I“cl I ,.k,,$+.... ,!!+,,>~~ .{:::$..~.>:$:, ... CHARACTERISTICS (All Polarities Referenced to VSS = O V, VDD = 5.0 V t 10Y., TA = -40 to + 85”C, Unless Othemise Symbol Parameter DC Supply Voltage VDD Supply Current (fCLK = 3.58 MHz) IDD Input Current GT ENB, Xin, Xen Iin Input Voltage Low ENB, GT, Xen VIL Noted) Ty&, Min >,,+;;~;+ 4.5 . . ... *,:. 1>+ ‘., — .+:$,, ~ .3; ~)$. ?5 ~ \?b.: ,’,“., *F?_ _’*;<;v:%$ ~,,~.. ‘,.-t,.> \* — \,~ it,, ,,\t .$, ~>... \t;:,~~’_ — $; ‘J~&, .>3 ENB, GT, Xen vl,~$~i~l &.$$x3.5 ‘,?3:+ ~ ,J~iOH e: 800 .,.. ,,.~> -. +:<> f&L 1.0 *:;,* Input Voltage High lout Data and DV Pins: Vout = 4.5 V (Source) lout Data and DV Pins: Vout = 0.4 V (Sink) Input Impedance ,a:x<$~: :,+$ ‘in ~,~~ Fout Fanout ,>(. Input Capacitance X~\, ENB :?.’, ?,.,. ,>., .!,,,..1..,l~\\&. l,$;l,, ‘1.! Cin 5.5 v 8 mA 450 *1 PA 1.5 v — — v — — PA — — mA 90 100 kQ — — 10 — 6 — pF .$: {.* C,,. Yd>,, . 9 Signal Level for Detection (fin) .. Twist = High Tone/Low Tone ~ ,$’~~‘“~i?~ ,.,6 Min Typ Max Unit – 35 — –2 dBm –lo — 10 dB ~(1.5+2 t 2.5 * 3.5 0/0fo 60 Hz Tolerance — — 0,8 Vrms Dial Tone Tolerance (Not$ 1)~’a$s — — o dB — — -12 dB — — 10 mV p–p — 2 — Hits Frequency Detect Bandwidth Hz) (Dial Tone 330 + 4+$]$$ ,<,:, Noise Tolerance (W~~,,l’<~nd .. . power Supply w~(~de Talk Off ~~e~%~e 2) Band) #CM7290) NOT&@$ ~~s~$ l$i@~Wnced to lower amplitude tone. $$~~~,~%dwidth limited (O to 3.4 kHz) Gaussian Noise. ~,.,,, ~ ~:.. .8,, MOTOROLA MC145436A 3 AC CHARACTERISTICS (VDD = 5.o V t IOY., TA = -40 to + 85°C) Characteristic Tone On Time MC145436A 4 Symbol For Detection For Rejection TONEon Min Typ Max Unit 40 — — — — ms 20 MOTOROLA release time would be appropriate for an extremely noisy environment where fast acquisition time and immunity to dropouts would be required. In general, the tone signal time generated by a telephone is 100 ms, nominal, followed by a pause of about 100 ms. A high–to–low or low–to–high transition on the GT pin resets the internal logic and the MCI 45436A is immediately ready to accept a new tone PIN DESCRIPTIONS VDD Positive Power Supply (PDIP, SOG — Pin 4) The digital supply pin, which is connected to the positive side of the power supply. 9 Vss Ground (PDIP — Pin 8, SOG — Pin 9) Ground ground. return pin is typically connected D1 , D2, D4, D8 Data Output (PDIP — Pins 2,1,14, 16, 15) to the system 13; SOG — Pins 2,1, These digital outputs provide the hexadecimal codes corresponding to the detected digit. The digital outputs become valid after a tone pair has been detected and are cleared when a valid pause is timed. See Table 1 for hexadecimal codes. These output pins are high impedance when the enable pin is at logic O. !f{~.::l,, .,,..~’ >+, ,~,,+.. ,..<>. Ain Analog Input (PDIP -,$RJfi~?!$.OG — Pin 8) ~ %{:$~;~ This pin accepts tM~~@~ldginput and is internally so that the input siq~~,~~a~ be ac coupled. The input dc coupled so lon&~~~ does not exceed the positive (see Figure ~fi;,, ,,<*ii?+ ,:~. !J~--.’~ ::*,$ *,. Xin~@&}+,,,J Osci*r’Yh and Oscillator Out (PDIP — Pins 10, SOG ~k~ins 11, 10) ENB Enable (PDIP, SOG — Pin 3) Outputs D1, D2, D4, D8 are enabled when ENB is at a logic 1, and high impedance (disabled) when ENB is at a logic O. biased may be supply 9; ~.*>.*$. .:*IJ+,%ese pins connect to an internal c~stal oscillator. In oper~,~~,h,~~ion, a parallel resonant crystal is connected from Xin to GT Guard Time (PDIP — Pin 5, SOG — Pin 6) t~Q~W,;yii~Xout,as well as a 1 MQ resistor in parallel with the crystal. The guard time control input provides two sets of detecte&~”” When using the alternate clock source from ATB, Xin should time and release time, both within the allowed ranges of t@e be tied to VDD. on and tone off (see Figure 1). A longer tone @%~i~ttime rejects signals too short to be considered valid,.J,}w,k+>~,f, Mh @T = 1, ATB talk off performance is improved, since it r@u~$Yhe probAlternate Time Base (PDIP — Pin 11, SOG — Pin 12) ability that tones simulated by speech ~~~~~~t~tain si9nal This pin serves as a frequency reference when more than conditions long enough to be accepte~.~,fiiwdition, a shotier one MCI 45436A is used, so that only one crystal is required release time reduces the probability~~~& pause simulated for multiple MC145436AS. When doing so, all ATB pins should be tied together as shown in Figure 3, When only one MCI 45436A is used, this pin should be left unconnected. The output frequency of ATB is 447.4 kHz. DV Data Valid (PDIP — Pin 12, SOG — Pin 14) DV signals a detection by going high after a valid tone pair is sensed and decoded at output pins D1, D2, D4, D8. DV remains high until a loss of the current DTMF signal occurs or until a transition in GT occurs. I I 19111010111 e 0 1 0 * 1 0 1 1 # 1 1 0 0 A 1 1 0 1 B 1 1 1 0 c D MOTOROLA I 1 o I 1 0 1 I 1 0 ‘UARDT = 0 I I I 1 0 I Figure 1. Guard Time MC145436A K r ——- “.. r ——- . 3,58 MHz n Xi” Xout VDD 1 MQ --K t COL 3 R w TO OTHER MC145436AS Figure 3. Multiple MC145436AS MC145436A 6 ,.*.* 1209 1336 COL 4 m m ‘owl m m ‘ow2 m m ‘ow3 m m 1477 ‘OW4 1633 STD DTMF (Hz) Figure 4.4 x 4 Keyboard Matrix MOTOROLA PACKAGE DIMENSIONS P SUFFIX PLASTIC DIP CASE 646-06 NOTES 1 LEADS WITHIN 013 (0,005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM . \ / 1T J K NOTES: 1. DIMENSIONING ANO TOLERANCING PER ANSI Y14.5M. 1982. 2. CONTROLLING DIMENSION MILLIMETER. 3. DIMENSIONS A ANO B DO NOT INCLUDE MOLD PROTRUSION, 4. MAXIMUM MOLD PROTRUSION 0.15 (O 006) PER clnr ----- 5. DIMENSION O 00ES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION. MOTOROLA MC145436A 7 “ .&&t ‘..t? .,V ,,,8+ ‘:f~>-” :,!;; -..*,:;/“ %. ‘T:. ,*\. “~“..$..iti,, ?s. a: .,,,,,~~ ‘J’.$.,:,,l , \.*.:*., Motorola resew~~~~~hfto make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitabilit~~bit~?~of ucts for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specific~ly di~l%lms any and all kabihty, including without limitation consequential or incidental damages. ‘Typica~ parameters can and do vary m clifferent aPPlica$w.’’@eratin9n9 Parameters, includin9 ‘~YPicals” must De validated for each customer aPPlica~on by customer’s technical exPefls. Motorola does not co~~$w. license under its patent rights nor the rights of others. Motorola products are not designed, intendad, or authorized for use as components in sy~,[email protected] for sur9ical imPlant into the body, or other aPPlica~ons intended to SUPPO~or sustain life, or for any other application in which the failure of th~<~xd~a product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such um~nded or unauthorized appticatfon, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and @ are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opporfunify/Affirmative Action Employer. How to reach us: USA/EUROPE Motorola Literature Distribution; MFAX: RMFAXO@email,sps. mot.com – TOUCHTONE (602) 24609 INTERNET http://Design–NET. com HONG KONG: Motorola Semiconductors H.K. Lid.; 8B Tai Ping Industrial Pafi, 51 Tng Kok Road, Tai Po, N.T., Hong Kong. 852-26629298 o lA~ PRl~DINUSA 1295 lMPERlALLl~021Wl >t 42 Tostikatsu OtsuK, 6F Seibu%utsuryWenter, MOTOROLA @ JAPAN: Nippon Motorola Ltd.; TatsumWPD4LDC, P.O. Wx 20912; Phoenix, Arizona 85036. 14M1–247 3sm MOS Tatsumi Kot&Ku, Tokyo 135, Japan. 033521+315 WA COMM YFAW MC145436ND llllIlllll1llllllllllllllllllllllllllllllllllllll[llll 11111111111