* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Download Untitled Document
Standing wave ratio wikipedia , lookup
Spark-gap transmitter wikipedia , lookup
Transistor–transistor logic wikipedia , lookup
Analog-to-digital converter wikipedia , lookup
Radio transmitter design wikipedia , lookup
Valve RF amplifier wikipedia , lookup
Josephson voltage standard wikipedia , lookup
Operational amplifier wikipedia , lookup
Integrating ADC wikipedia , lookup
Current source wikipedia , lookup
Power MOSFET wikipedia , lookup
Schmitt trigger wikipedia , lookup
Resistive opto-isolator wikipedia , lookup
Surge protector wikipedia , lookup
Voltage regulator wikipedia , lookup
Current mirror wikipedia , lookup
Power electronics wikipedia , lookup
Opto-isolator wikipedia , lookup
VELAMMAL INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING CHALLENGING QUESTIONS FOR TOPPERS DEPARTMENT: EEE SUBJECT CODE: EE6503 SEMESTER :V SUBJECT NAME: Power Electronics 1. GATE 2015 2. In the given rectifier, the delay angel of the thyristor T1 measured from the positive voltage Vs is 100 sin (100 πt) V, the average voltage across R (in Volt) under steady-state is ____. GATE 2015 3. A buck converter feeding a variable resistive load is shown in the figure. The switching frequency of the switch S is 100 kHz and the duty ratio is 0.6. The output voltage V0 is 36 V. Assume that all the components are ideal, and that the output voltage is ripple free. The value of R (in ohm) that will make the inductor current (iL) just continuous is EE6503 ./PE/III EEE/IV SEM / CHALLENGING Q FOR TOPPERS /PREPARED BY P.VIVEK /A.P / DEPT OF EEE 4. The single-phase full-bridge voltage source inverter (VSI), shown in figure, has an output frequency of 50 Hz. It uses unipolar pulse width modulation with switching frequency of 50 kHz and modulation index of 0.7. For Vm = 100 V DC, L = 9.55 mH, C = 63.66 μF, and R = 5Ω, the amplitude of the fundamental component in the output voltage V0 (in volt) under steady-state is __________. 5. voltage as shown in the figure 6. A 3-phase 50 Hz square wave (6 step) VSI feeds a 3-phase, 4-pole induction motor. The VSI line voltage has a dominant 5th harmonic component. If the operating slip of the motor with respect to fundamental component voltage is 0.04, the slip of the motor with respect to 5th harmonic component of voltage is __________ EE6503 ./PE/III EEE/IV SEM / CHALLENGING Q FOR TOPPERS /PREPARED BY P.VIVEK /A.P / DEPT OF EEE 7. The circuit shown is meant to supply a resistive load RL from two separate DC voltage sources. The switches S1 and S2 are controlled so that only one of them is ON at any instant. S1 is turned on for 0.2 ms and S2 is turned on for 0.3 ms in a 0.5 ms switching cycle time period. Assuming continuous conduction of the inductor current and negligible ripple on the capacitor voltage, the output voltage V0 (in volt) across RL is _______ GATE 2015 8. In the following chopper, the duty ratio of switch S is 0.4. If the inductor and capacitor are sufficiently large to ensure continuous inductor current and ripple free capacitor voltage, the charging current (in Ampere) of the 5 V battery, under steady-state, is __ 9. A buck converter feeding a variable resistive load is shown in the figure. The switching frequency of the switch S is 100 kHz and the duty ratio is 0.6. The output voltage V0 is 36V. Assume that all the components are ideal, and that the output voltage is ripple-free. The value of R (in Ohm) that will make the inductor current (iL) just continuous is EE6503 ./PE/III EEE/IV SEM / CHALLENGING Q FOR TOPPERS /PREPARED BY P.VIVEK /A.P / DEPT OF EEE 10. For the switching converter shown in the following figure, assume steady-state operation. Also assume that the components are ideal, the inductor current is always positive and continuous and switching period is T5. If the voltage VL is as shown, the duty cycle of the switch S is _______. GATE 2015 11. In the given rectifier, the delay angle of the thyristor T1 measured from the positive going zero crossing of Vs is 30°. If the input voltage Vs is 100 sin(100πt)V, the average voltage across R (in Volt) under steady-state is _______. GATE 2015 12. The circuit shown in meant to supply a resistive load RL from two separate DC voltage sources. The switches S1 and S2 are controlled so that only one of them is ON at any instant. S1 is turned on for 0.2 ms and S2 is turned on for 0.3 ms in a 0.5 ms switching cycle time period. Assuming continuous conduction of the inductor current and negligible ripple on the capacitor voltage, the output voltage 0 V(inVolt) across RL is ________. EE6503 ./PE/III EEE/IV SEM / CHALLENGING Q FOR TOPPERS /PREPARED BY P.VIVEK /A.P / DEPT OF EEE