An 8-bit 50-MS/s CMOS DIGITAL-ANALOG CONVERTER
... gains or transfer functions are realized by surrounding the op amp with large amounts of external negative feedback in order to significantly desensitize the closed-loop performance to the characteristics of the open-loop op amp. In fact, for ideal operation, the closed loop performance of these cir ...
... gains or transfer functions are realized by surrounding the op amp with large amounts of external negative feedback in order to significantly desensitize the closed-loop performance to the characteristics of the open-loop op amp. In fact, for ideal operation, the closed loop performance of these cir ...
HB2512851289
... CPL, namely, voltage degradation and noise margin.DPL gates give improved circuit performance at reduced supply voltage because of the use of both NMOS and PMOS transistors. DPL gates are symmetrical whereby the load in any DPL gate is distributed equally among the inputs.DPL XOR/XNOR gate is perfec ...
... CPL, namely, voltage degradation and noise margin.DPL gates give improved circuit performance at reduced supply voltage because of the use of both NMOS and PMOS transistors. DPL gates are symmetrical whereby the load in any DPL gate is distributed equally among the inputs.DPL XOR/XNOR gate is perfec ...
Si871x/2x - Silicon Labs
... Figure 10. High CMR Si871x/2x Input Circuit The optically-coupled circuit of Figure 9 turns the LED on when the control input is high. However, internal capacitive coupling from the LED to the power and ground conductors can momentarily force the LED into its off state when the anode and cathode inp ...
... Figure 10. High CMR Si871x/2x Input Circuit The optically-coupled circuit of Figure 9 turns the LED on when the control input is high. However, internal capacitive coupling from the LED to the power and ground conductors can momentarily force the LED into its off state when the anode and cathode inp ...
ics85104i.pdf
... For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from CLK to ...
... For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from CLK to ...
ADS5413 数据资料 dataSheet 下载
... The ADS5413 is a low power, 12-bit, 65-MSPS, CMOS pipeline analog-to-digital converter (ADC) that operates from a single 3.3-V supply, while offering the choice of digital output levels from 1.8 V to 3.3 V. The low noise, high linearity, and low clock jitter makes the ADC well suited for high-input ...
... The ADS5413 is a low power, 12-bit, 65-MSPS, CMOS pipeline analog-to-digital converter (ADC) that operates from a single 3.3-V supply, while offering the choice of digital output levels from 1.8 V to 3.3 V. The low noise, high linearity, and low clock jitter makes the ADC well suited for high-input ...
MAX114/MAX118 +5V, 1Msps, 4 & 8-Channel, 8-Bit ADCs with 1µA Power-Down _______________General Description
... In burst-mode or low sample-rate applications, the MAX114/MAX118 can be shut down between conversions, reducing supply current to microamp levels (see Typical Operating Characteristics). A logic low on the PWRDN pin shuts the devices down, reducing supply current typically to 1µA when powered from a ...
... In burst-mode or low sample-rate applications, the MAX114/MAX118 can be shut down between conversions, reducing supply current to microamp levels (see Typical Operating Characteristics). A logic low on the PWRDN pin shuts the devices down, reducing supply current typically to 1µA when powered from a ...
SA-360 - Carson Manufacturing
... an affordable package. The sleek and tough DEFENDER is engineered to meet the application needs of volunteer firefighters, police, and security markets. Easy, flexible installation and customization options make this siren a relatively simple project even for the most inexperienced installer. ...
... an affordable package. The sleek and tough DEFENDER is engineered to meet the application needs of volunteer firefighters, police, and security markets. Easy, flexible installation and customization options make this siren a relatively simple project even for the most inexperienced installer. ...
MAX9310 1:5 Clock Driver with Selectable LVPECL Inputs and LVDS Outputs General Description
... The MAX9310 has two input differential pairs that accept differential LVPECL/HSTL inputs. Each differential input pair has to be independently terminated. A select pin (CLKSEL) is used to activate the desired input. The maximum magnitude of the differential signal applied to the input is VCC. Specif ...
... The MAX9310 has two input differential pairs that accept differential LVPECL/HSTL inputs. Each differential input pair has to be independently terminated. A select pin (CLKSEL) is used to activate the desired input. The maximum magnitude of the differential signal applied to the input is VCC. Specif ...
Dual Line Receivers (Rev. D)
... The essential difference between the A and B versions can be seen in the schematics. Input-protection diodes are in series with the collectors of the differential-input transistors of the B versions. These diodes are useful in certain party-line systems that have multiple VCC + power supplies and ca ...
... The essential difference between the A and B versions can be seen in the schematics. Input-protection diodes are in series with the collectors of the differential-input transistors of the B versions. These diodes are useful in certain party-line systems that have multiple VCC + power supplies and ca ...
Design of Low Power Sequential Circuit by using Adiabatic
... applications. In adiabatic logic there are four phases, evaluate/pre-charge, hold, recovery and wait. Adiabatic circuits deliver energy in pre-charge phase and then recover it in the evaluation phase [1-4]. In Fig.3 According to new method, the load capacitance gets charged (in evaluation phase) and ...
... applications. In adiabatic logic there are four phases, evaluate/pre-charge, hold, recovery and wait. Adiabatic circuits deliver energy in pre-charge phase and then recover it in the evaluation phase [1-4]. In Fig.3 According to new method, the load capacitance gets charged (in evaluation phase) and ...
LMC6482 CMOS Dual Rail-To-Rail Input and Output Operational Amplifier CMOS
... Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150˚C. Output currents in excess of ± 30mA over long term may adversely affect reliability. Note 4: ...
... Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150˚C. Output currents in excess of ± 30mA over long term may adversely affect reliability. Note 4: ...
PowerLogic Circuit monitor series 4000
... - adjustable pickup and dropout setpoints and time delays, numerous activation levels possible for a given type of alarm - 4 priority levels - 4 response times: standard 1 s, fast 100 ms, disturbance < 1/2 cycle, transient < 1µs - boolean combination of four alarms is possible using the operators NA ...
... - adjustable pickup and dropout setpoints and time delays, numerous activation levels possible for a given type of alarm - 4 priority levels - 4 response times: standard 1 s, fast 100 ms, disturbance < 1/2 cycle, transient < 1µs - boolean combination of four alarms is possible using the operators NA ...
AXION SERIES - Trine Access Technology
... If voltage is too low because wire size is too small for length or wiring to Electric Strike (see wiring-length data on previous page), either replace wiring or use transformer with higher VA rating. 3) Slider does not move when coil receives proper voltage ...
... If voltage is too low because wire size is too small for length or wiring to Electric Strike (see wiring-length data on previous page), either replace wiring or use transformer with higher VA rating. 3) Slider does not move when coil receives proper voltage ...
![[PDF]](http://s1.studyres.com/store/data/008779537_1-466d226fe03fdd75dfb861180f8c75c2-300x300.png)
16-Bit 1 MSPS PulSAR Unipolar ADC with Reference AD7667
... When SER/PAR is LOW, these outputs are used as Bit 2 and Bit 3 of the parallel port data output bus. When SER/PAR is HIGH, EXT/INT is LOW, and RDC/SDIN is LOW (serial master read after convert), these inputs, part of the serial port, are used to slow down, if desired, the internal serial clock that ...
... When SER/PAR is LOW, these outputs are used as Bit 2 and Bit 3 of the parallel port data output bus. When SER/PAR is HIGH, EXT/INT is LOW, and RDC/SDIN is LOW (serial master read after convert), these inputs, part of the serial port, are used to slow down, if desired, the internal serial clock that ...
DMR-202
... "Resolution". Under most circumstances the effects of a "Staircase" between minimum and maximum stick positions can be ignored. This may however be noticeable in very high-speed applications. ...
... "Resolution". Under most circumstances the effects of a "Staircase" between minimum and maximum stick positions can be ignored. This may however be noticeable in very high-speed applications. ...
Flip-flop (electronics)
In electronics, a flip-flop or latch is a circuit that has two stable states and can be used to store state information. A flip-flop is a bistable multivibrator. The circuit can be made to change state by signals applied to one or more control inputs and will have one or two outputs. It is the basic storage element in sequential logic. Flip-flops and latches are a fundamental building block of digital electronics systems used in computers, communications, and many other types of systems.Flip-flops and latches are used as data storage elements. A flip-flop stores a single bit (binary digit) of data; one of its two states represents a ""one"" and the other represents a ""zero"". Such data storage can be used for storage of state, and such a circuit is described as sequential logic. When used in a finite-state machine, the output and next state depend not only on its current input, but also on its current state (and hence, previous inputs). It can also be used for counting of pulses, and for synchronizing variably-timed input signals to some reference timing signal.Flip-flops can be either simple (transparent or opaque) or clocked (synchronous or edge-triggered). Although the term flip-flop has historically referred generically to both simple and clocked circuits, in modern usage it is common to reserve the term flip-flop exclusively for discussing clocked circuits; the simple ones are commonly called latches.Using this terminology, a latch is level-sensitive, whereas a flip-flop is edge-sensitive. That is, when a latch is enabled it becomes transparent, while a flip flop's output only changes on a single type (positive going or negative going) of clock edge.