• Study Resource
  • Explore Categories
    • Arts & Humanities
    • Business
    • Engineering & Technology
    • Foreign Language
    • History
    • Math
    • Science
    • Social Science

    Top subcategories

    • Advanced Math
    • Algebra
    • Basic Math
    • Calculus
    • Geometry
    • Linear Algebra
    • Pre-Algebra
    • Pre-Calculus
    • Statistics And Probability
    • Trigonometry
    • other →

    Top subcategories

    • Astronomy
    • Astrophysics
    • Biology
    • Chemistry
    • Earth Science
    • Environmental Science
    • Health Science
    • Physics
    • other →

    Top subcategories

    • Anthropology
    • Law
    • Political Science
    • Psychology
    • Sociology
    • other →

    Top subcategories

    • Accounting
    • Economics
    • Finance
    • Management
    • other →

    Top subcategories

    • Aerospace Engineering
    • Bioengineering
    • Chemical Engineering
    • Civil Engineering
    • Computer Science
    • Electrical Engineering
    • Industrial Engineering
    • Mechanical Engineering
    • Web Design
    • other →

    Top subcategories

    • Architecture
    • Communications
    • English
    • Gender Studies
    • Music
    • Performing Arts
    • Philosophy
    • Religious Studies
    • Writing
    • other →

    Top subcategories

    • Ancient History
    • European History
    • US History
    • World History
    • other →

    Top subcategories

    • Croatian
    • Czech
    • Finnish
    • Greek
    • Hindi
    • Japanese
    • Korean
    • Persian
    • Swedish
    • Turkish
    • other →
 
Profile Documents Logout
Upload
QPro Family of XC1700D QML 配置 PROM
QPro Family of XC1700D QML 配置 PROM

... and the FPGA must both be clocked by an incoming signal. Multiple devices can be concatenated by using the CEO output to drive the CE input of the following device. The clock inputs and the DATA outputs of all PROMs in this chain are interconnected. All devices are compatible and can be cascaded wit ...
Circuit Note CN-0188
Circuit Note CN-0188

... In order to calculate this ideal code, there are several assumptions which must be made about the performance of the system. First, the op amp gain stage must multiply the input signal by exactly 49.7. Depending on resistor tolerances (1%), this value will vary by 2% worst case. Secondly, the curren ...
An Integrated Picosecond Pulse Generation Circuit
An Integrated Picosecond Pulse Generation Circuit

MP85A/ MP85ADP
MP85A/ MP85ADP

GENERAL DESCRIPTION FEATURES
GENERAL DESCRIPTION FEATURES

... The time and calendar information is obtained by reading the appropriate register bytes. Table 2 shows the RTC registers. The time and calendar are set or initialized by writing the appropriate register bytes. The contents of the time and calendar registers are in the BCD format. The day-of-week reg ...
2013_IEEE A High Speed Low Power CAM With a Parity Bit and
2013_IEEE A High Speed Low Power CAM With a Parity Bit and

Intelligent Energy Management (IEM)
Intelligent Energy Management (IEM)

... Plugs into SoC design as a using a standard ARM AMBA compliant interface (APB) Provides hardware assist to IEM software Dynamic performance counters „ Reduces the monitoring software overhead ...
Analog Data, Digital Signal
Analog Data, Digital Signal

... nonreturn to zero inverted on ones  constant voltage pulse for duration of bit  data encoded as presence or absence of signal transition at beginning of bit time ...
DN-103 Controlling a -5V Rail Using UCC2913 +3V to +8V Hot-Swap Power Manager
DN-103 Controlling a -5V Rail Using UCC2913 +3V to +8V Hot-Swap Power Manager

... –5V rail using high side (source side) current sensing. Because the voltage on the sense resistor is outside the acceptable common mode input range of the internal Linear Current Amplifier, level shift circuitry must be used. The current is sensed differentially using a low offset, rail-to rail inpu ...
DS1307 64 x 8, Serial, I C Real
DS1307 64 x 8, Serial, I C Real

... The time and calendar information is obtained by reading the appropriate register bytes. Table 2 shows the RTC registers. The time and calendar are set or initialized by writing the appropriate register bytes. The contents of the time and calendar registers are in the BCD format. The day-of-week reg ...
Simulating Power Systems
Simulating Power Systems

... 6. Slow and fast subsystems and DAE formulation A practical power system, comprised of mechanical and electrical components, can be considered as a constitution of two subsystems: a subsystem with fast dynamics and a subsystem with slow dynamics. Generators have rotating mechanical components whic ...
Calculating the Capacitor of the Reset Input
Calculating the Capacitor of the Reset Input

... to determine the extra components required to operate the reset function properly. The reset process can be active on low or high level depending on the product. In this application note only the high level case is discussed. ...
3S7932MA350 Static Voltage Balance Relay Instruction Booklet
3S7932MA350 Static Voltage Balance Relay Instruction Booklet

... The circuit is designed to detect a voltage change in an excitation system The circuit functions by comparing the signal potential sensing circuit. transformer (p.t.) voltage with the pilot potential transformer voltage. A change of approximately 15% or the loss of one or more phase voltage will ene ...
L550A_M5400EX (Page 1)
L550A_M5400EX (Page 1)

... isolated outlet banks including 2 high current outlets so that any noise created by an A/V component cannot contaminate the power going to equipment plugged into the other outlet banks. ...
digital scope dl708e
digital scope dl708e

... This paper describes our recent development, the DL708E portable 8channel digital scope with large color display. The DL708E is designed with plug-in module architecture and equipped with 7-types of interchangeable modules, including a high-speed isolation module (10 MS/s, 10 bits), a high-resolutio ...
svokke_epi_valve_jr_..
svokke_epi_valve_jr_..

... -Running a shielded wire from the volume pot wiper to the Pin7 of the 12AX7. Grounding the input properly is not so hard: replace the input jack with an insulated one and add a jumper wire on the PCB. While at it we can also remove R1 and replace it with a 1M resistor. This increases the input imped ...
PDF
PDF

... combining graphical operation terminals (GOTs) and high-speed data logger units (QD81DL96). 2. EMC Measures for External Input Signals The power measuring unit must receive input signals from the voltage and current across a given load in order to measure the electric power. If an AC 220V input is d ...
Abstract - 1000kv technologies
Abstract - 1000kv technologies

... project, power supply of 5V and 12V are required. In order to obtain these voltage levels, 7805 and 7812 voltage regulators are to be used. The first number 78 represents positive supply and the numbers 05, 12 represent the required output voltage levels. The L78xx series of threeterminal positive r ...
Input Circuit Types - DSX Access Systems, Inc.
Input Circuit Types - DSX Access Systems, Inc.

... Input Circuit Types DSX Controller Input Circuit Types Systems using WinDSX support two, three, and four state supervised input monitoring. There are five programmable circuit types, which are shown below. Two and three state inputs use a 1K-ohm resistor. Four state inputs utilize a 180-ohm and 820- ...
ppt
ppt

... smoothed, 5-ns light ...
raise - lower (set-point) / ramp generator
raise - lower (set-point) / ramp generator

... The C16-65 can be configured either as a Ramp Generator or a Raise Lower / set-point device. Control of the output signal is provided by three inputs; Start/Raise, Stop/Lower and Reset. Input and output signals are reconfigurable. Output signal rise and fall times are selected by exernally accessibl ...
AC Power Products Overview
AC Power Products Overview

Q- Motion® Servo Controller
Q- Motion® Servo Controller

... Interfaces and operation Motor connection / sensor connection ...
The SiI 170B PanelLink Transmitter
The SiI 170B PanelLink Transmitter

Silicon Revisions 2.1, 2.0, and 1.1
Silicon Revisions 2.1, 2.0, and 1.1

... On all silicon revisions, when using Generic RNDIS mode, the user should ensure that the DMA configuration has completed prior to the host starting a transfer. This condition is sometimes violated when performing a back-to-back data transfers (not transactions). If a new transfer is scheduled by a h ...
< 1 ... 1123 1124 1125 1126 1127 1128 1129 1130 1131 ... 1306 >

Immunity-aware programming

When writing firmware for an embedded system, immunity-aware programming refers to programming techniques which improve the tolerance of transient errors in the program counter or other modules of a program that would otherwise lead to failure. Transient errors are typically caused by single event upsets, insufficient power, or by strong electromagnetic signals transmitted by some other ""source"" device.Immunity-aware programming is an example of defensive programming and EMC-aware programming. Although most of these techniques apply to the software in the ""victim"" device to make it more reliable, a few of these techniques apply to software in the ""source"" device to make it emit less unwanted noise.
  • studyres.com © 2026
  • DMCA
  • Privacy
  • Terms
  • Report