ON-LINE DETERMINATION OF THE MEASUREMENT ... OF THE STOCHASTIC MEASUREMENT METHOD I. Župunski
... systematic errors (mainly due to comparator offsets) that can be easily kept in check. Discretization error, inherently large due to a low resolution, is suppressed by superimposing random dithering signal onto the measured input. This signal sum is converted by the flash A/D converter and then very ...
... systematic errors (mainly due to comparator offsets) that can be easily kept in check. Discretization error, inherently large due to a low resolution, is suppressed by superimposing random dithering signal onto the measured input. This signal sum is converted by the flash A/D converter and then very ...
Downloadable Full Text
... The conventional approach is effective and simple for systems with a fixed number of cells. However, it becomes less practical if there is a varying number of cells in the system, especially if interleaving is to be maintained after failure of one or more cells, as is sometimes desired [2]. The diff ...
... The conventional approach is effective and simple for systems with a fixed number of cells. However, it becomes less practical if there is a varying number of cells in the system, especially if interleaving is to be maintained after failure of one or more cells, as is sometimes desired [2]. The diff ...
Radar Signal Processing
... In the process one signal, x(), is held stationary in time and the other, h(t + ), is displaced in time and “slides” across it. At each point in the displacement, or sliding, process, the product of x and h is taken and the area under the product is found. This area is the correlation of x and h a ...
... In the process one signal, x(), is held stationary in time and the other, h(t + ), is displaced in time and “slides” across it. At each point in the displacement, or sliding, process, the product of x and h is taken and the area under the product is found. This area is the correlation of x and h a ...
A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor
... and MUL LONG or MUL LONG/ACCUMULATE in three to five cycles. The Wallace tree implementation was chosen to minimize the delay through the array. This implementation required careful floor planning and custom layout to keep the wiring under control. The decision to perform 12 b of multiply per cycle ...
... and MUL LONG or MUL LONG/ACCUMULATE in three to five cycles. The Wallace tree implementation was chosen to minimize the delay through the array. This implementation required careful floor planning and custom layout to keep the wiring under control. The decision to perform 12 b of multiply per cycle ...
DAC
... ▫ The number of peripherals that have ADCs and DACs integrated inside is increasing so the microprocessor may not need this capability in the future. Why? Because more peripherals are manufactured with integrated ADCs. However, you then need to decide type of format that the digitized data will be ...
... ▫ The number of peripherals that have ADCs and DACs integrated inside is increasing so the microprocessor may not need this capability in the future. Why? Because more peripherals are manufactured with integrated ADCs. However, you then need to decide type of format that the digitized data will be ...
Experiment PCM PDF
... digital signal is better than analog signal. This is because the digital signal can be easily recovered by using comparator. Information in an analog form cannot be processed by digital computers so it's necessary to convert them into digital form. PCM is a term which was formed during the developme ...
... digital signal is better than analog signal. This is because the digital signal can be easily recovered by using comparator. Information in an analog form cannot be processed by digital computers so it's necessary to convert them into digital form. PCM is a term which was formed during the developme ...
Power Point
... • Leads to a 15 pkts or less lane on the Internet, could be useful • Further work needed – at the moment we have a good understanding of how to sample, and extensive (and encouraging) simulation tests – need to understand the effect of reduced buffers on end-to-end congestion control algorithms ...
... • Leads to a 15 pkts or less lane on the Internet, could be useful • Further work needed – at the moment we have a good understanding of how to sample, and extensive (and encouraging) simulation tests – need to understand the effect of reduced buffers on end-to-end congestion control algorithms ...
Time-to-digital converter
In electronic instrumentation and signal processing, a time to digital converter (abbreviated TDC) is a device for recognizing events and providing a digital representation of the time they occurred. For example, a TDC might output the time of arrival for each incoming pulse. Some applications wish to measure the time interval between two events rather than some notion of an absolute time.In electronics time-to-digital converters (TDCs) or time digitizers are devices commonly used to measure a time interval and convert it into digital (binary) output. In some cases interpolating TDCs are also called time counters (TCs).TDCs are used in many different applications, where the time interval between two signal pulses (start and stop pulse) should be determined. Measurement is started and stopped, when either the rising or the falling edge of a signal pulse crosses a set threshold. These requirements are fulfilled in many physical experiments, like time-of-flight and lifetime measurements in atomic and high energy physics, experiments that involve laser ranging and electronic research involving the testing of integrated circuits and high-speed data transfer.