* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Download CN-0120
Voltage optimisation wikipedia , lookup
Mains electricity wikipedia , lookup
Flip-flop (electronics) wikipedia , lookup
Flexible electronics wikipedia , lookup
Ground loop (electricity) wikipedia , lookup
Electronic engineering wikipedia , lookup
Signal-flow graph wikipedia , lookup
Buck converter wikipedia , lookup
Switched-mode power supply wikipedia , lookup
Pulse-width modulation wikipedia , lookup
Immunity-aware programming wikipedia , lookup
Two-port network wikipedia , lookup
Dynamic range compression wikipedia , lookup
Schmitt trigger wikipedia , lookup
Integrated circuit wikipedia , lookup
Wien bridge oscillator wikipedia , lookup
Oscilloscope history wikipedia , lookup
Analog-to-digital converter wikipedia , lookup
Resistive opto-isolator wikipedia , lookup
CIRCUIT FUNCTION AND BENEFITS This circuit provides a logarithmic audio volume control with glitch reduction using the AD5292 digital potentiometer in conjunction with the dual AD8676 and single AD8541 op amps, ADCMP371 comparators, and 7408 AND gates. This circuit offers a logarithmic gain control function over an output voltage range of ±14 V (10 V rms) and is capable of delivering up to ±20 mA output current. The AD5292 is programmable over an SPI-compatible serial interface. This circuit provides low total harmonic distortion (THD), a maximum signal attenuation of 46 dB, and a shutdown function that attenuates up to 130 dB, as shown in Figure 3. The AD5292 can be placed in shutdown mode by executing a software shutdown command. This feature places the RDAC in a special state in which terminal A is open-circuited and wiper W is connected to terminal B. In addition, the AD5292 has an internal 20-times programmable memory that allows a customized volume setting at power-up. V+ +15V U1A VCC +3.3V 0V ±14V 1/2 AD8676 100kΩ R1 100kΩ ±0.1% V– –15V R4 90.9kΩ ±0.1% +1.657V 0.0133V R2 806Ω ±0.1% +3.3V U3 VCC ADCMP371 GND +1.645V ±1.4V +3.3V R5 9.09kΩ ±0.1% +3.3V R6 27.4kΩ ±0.1% U2 +1.81V AD8541 V– A AD5292 SERIAL INTERFACE +3.3V U5A 1/2 7408 U4 VCC ADCMP371 GND U4B 2/2 7408 R7 33.2kΩ ±0.1% R3 100kΩ ±0.1% U1B W RAB 20kΩ 2/2 VOUT AD8676 SYNC R8 20kΩ B +1.643V V+ VDD +15V U6 SYNC VSS –15V Figure 1. Logarithmic Audio Volume Control with Glitch Reduction (Simplified Schematic: Decoupling and All Connections Not Shown) www.BDTIC.com/ADI 08499-001 C1 VIN 100nF This circuit provides low noise, low THD, high signal attenuation, low tempco, and high voltage capatibility. It is well suited for many audio applications. CIRCUIT DESCRIPTION This circuit employs the AD5292 digital potentiometer in conjunction with the dual AD8676 and single AD8541 op amps, ADCMP371 comparators, and 7408 AND gates, providing a low distortion logarithmic audio volume control with glitch reduction. The logarithmic taper is achieved by adding resistor R8 between the wiper connection and ground. This method is described in detail in the article “Tack a Log Taper onto a Digital Potentiometer” by Hank Zumbahlen, EDN, 1/20/00. The audio volume control guarantees a maximum attenuation of 46 dB and up to 130 dB in shutdown mode. Figure 3 shows the attenuation for typical codes, including shutdown mode and signal phase delay, which is independent of the code. The circuit provides an input/output buffer, minimizing the load effects with other external circuits; the AD8676 dual op amp ensures low noise and precision rail-to-rail output voltage. Figure 2 shows the logarithmic output voltage, VOUT, normalized by VIN. Without the glitch reduction circuit, the glitch due to a large attenuation step is shown in Figure 7, and the glitch due to the code transition of the internal switches is shown in Figure 8. The circuit provides low total harmonic distortion, THD, typically −93 dB, as shown in Figure 4 for a 1 kHz, 1 VRMS input signal. Typical THD + Noise performance is shown in Figure 4, Figure 5, and Figure 6. 1.0 0 –20 –40 0.6 FFT (dB) NORMALIZED VOUT (V) 0.8 0.4 –60 –80 –100 0.2 0 500 1000 –140 0 2 4 6 8 CODE (Decimal) 10 12 14 16 18 20 22 24 08499-004 0 08499-002 –120 FREQUENCY (kHz) Figure 2. Normalized VOUT vs. Code Figure 4. FFT for 1 kHz, 1 VRMS Input Signal, 0 dB Gain 0 –73 0.1 GAIN FULL SCALE –15 0 –60 –0.4 PHASE –75 –0.5 –90 –0.6 –105 –0.7 –120 –0.8 –135 0.001 GAIN SHUTDOWN –0.9 0.01 0.1 1 10 FREQUENCY (kHz) Figure 3. Gain and Phase vs. Frequency for 1 VRMS Input Signal THD + N (dB) –0.2 GAIN ZERO SCALE PHASE (Degrees) GAIN (dB) –45 VDD/VSS = ±15V –74 –0.1 –75 –76 –77 –78 10 100 1k 10k FREQUENCY (Hz) Figure 5. THD + Noise vs. Frequency, 1 VRMS Input Signal, 0 dB Gain www.BDTIC.com/ADI 08499-005 GAIN HALF SCALE –30 The glitch reduction circuit employs the AD8541, ADCMP371, and 7408 AND gates. Comparators U2 and U3 act as window comparators, with a 13.3 mV threshold between the two. This is large enough to overcome the typical comparator offset voltage. This circuit is a zero crossing detector that minimizes the glitch by allowing the attenuation to change only when the signal is crossing 0 V. Resistors R4 and R5 attenuate the input signal by 90.91% and establish the common-mode voltage of 1.645 V into the window comparator. The maximum uncertainty of the zero crossing is approximately 133 mV reflected to the input. The output of the window comparator is AND’ed with the external SYNC command to drive the SYNC input of the AD5292. After the negative-going edge of SYNC to the AD5292, the next clock pulse updates the internal DAC register. 15 10 VOUT (V) 5 0 –5 –15 –0.003 Resistors R1 to R7 should be 0.1% tolerance to ensure an optimal zero cross detection, which provides a smaller energy glitch and prevents large attenuation step. The threshold window is approximately 133 mV referenced to the input signal voltage, VIN. A typical attenuation step with glitch reduction circuit active is shown in Figure 9. –0.002 –0.001 0 0.001 0.002 0.003 0.004 08499-007 –10 TIME (Seconds) Figure 7. Large Step Change in Attenuation Shows Glitch Without Glitch Reduction Circuit 1.0 The AD5292 has 20-times programmable memory, which enables the user to preset the attenuation to a specific value at power-up. 0.5 VOUT (V) Optimum layout, grounding, and decoupling techniques must be utilized in order to achieve the desired performance (see Tutorial MT-031 and Tutorial MT-101). As a minimum, a 4-layer PCB should be used with one ground plane layer, one power plane layer, and two signal layers. 0 –0.5 The AD5291 (8 bits with 20-times programmable power-up memory) and AD5293 (10 bits, no power-up memory) are both ±1% tolerance digital potentiometers that are suitable for this application. –1.0 –0.004 –0.002 0 0.002 0.004 08499-008 COMMON VARIATIONS TIME (Seconds) Figure 8. Small Change in Attenuation Showing Glitch Without Glitch Reduction Circuit 0 1.2 –10 VOUT (V) –30 –50 0.01 0.1 1 10 –0.8 0.010 0.015 VIN (RMS) Figure 6. THD + Noise vs. 1 kHz Input Signal Amplitude, 0 dB Gain 0.020 TIME (Seconds) Figure 9. Glitch Reduction Circuit Activated www.BDTIC.com/ADI 0.025 08499-009 –90 0.001 0.2 –0.3 –70 08499-006 THD + N (dB) 0.7 LEARN MORE Zumbahlen, Hank. “Tack a Log Taper onto a Digital Potentiometer,” EDN, January 20, 2000. MT-031 Tutorial, Grounding Data Converters and Solving the Mystery of "AGND" and "DGND". Analog Devices. MT-087 Tutorial, Voltage References. Analog Devices. MT-091 Tutorial, Digital Potentiometers. Analog Devices. MT-101 Tutorial, Decoupling Techniques. Analog Devices. Data Sheets AD5292 Data Sheet AD5291 Data Sheet AD5293 Data Sheet AD8676 Data Sheet AD8541 Data Sheet ADCMP371 Data Sheet REVISION HISTORY 3/10—Rev. 0 to Rev. A Changes to Circuit Function and Benefits Section ...................... 1 10/09—Revision 0: Initial Version (Continued from first page) "Circuits from the Lab" are intended only for use with Analog Devices products and are the intellectual property of Analog Devices or its licensors. While you may use the "Circuits from the Lab" in the design of your product, no other license is granted by implication or otherwise under any patents or other intellectual property by application or use of the "Circuits from the Lab". Information furnished by Analog Devices is believed to be accurate and reliable. However, "Circuits from the Lab" are supplied "as is" and without warranties of any kind, express, implied, or statutory including, but not limited to, any implied warranty of merchantability, noninfringement or fitness for a particular purpose and no responsibility is assumed by Analog Devices for their use, nor for any infringements of patents or other rights of third parties that may result from their use. Analog Devices reserves the right to change any "Circuits from the Lab" at any time without notice, but is under no obligation to do so. Trademarks and registered trademarks are the property of their respective owners. ©2009-2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. CN08499-0-3/10(A) www.BDTIC.com/ADI