Download 5.2 Circuit Timing

Survey
yes no Was this document useful for you?
   Thank you for your participation!

* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project

Document related concepts

Crystal radio wikipedia , lookup

Lumped element model wikipedia , lookup

Electronic engineering wikipedia , lookup

Digital electronics wikipedia , lookup

Wien bridge oscillator wikipedia , lookup

Resistive opto-isolator wikipedia , lookup

Multimeter wikipedia , lookup

Beam-index tube wikipedia , lookup

Flexible electronics wikipedia , lookup

Rectiverter wikipedia , lookup

Oscilloscope history wikipedia , lookup

Valve RF amplifier wikipedia , lookup

Two-port network wikipedia , lookup

Time-to-digital converter wikipedia , lookup

Surface-mount technology wikipedia , lookup

Integrated circuit wikipedia , lookup

Regenerative circuit wikipedia , lookup

RLC circuit wikipedia , lookup

Opto-isolator wikipedia , lookup

Network analysis (electrical circuits) wikipedia , lookup

Index of electronics articles wikipedia , lookup

Transcript
5.2 Circuit Timing
Timing Diagrams
A timing diagram illustrates the behavior of
signals in a digital circuit as a function of time.
Timing diagrams are an important part of the
documentation of any digital system. They can
be used both to explain the timing relationships
among signals within a system and to define the
timing requirements of external signals that are
applied to the system.

The most important information provided by a
timing diagram is a specification of the delay
between transitions.
Return
Next
5.2 Circuit Timing
GO
READY
Combinational
Circuit
DAT
GO
READ
Y
DAT
tRDY
tDAT
tRDY
tDAT
Since the delays of real digital components can vary
depending on voltage, temperature, and manufacturing
parameters, delay is seldom specified as single number.
Instead, a timing table may specify a range of values by
giving minimum, typical, and maximum values for each
delay.
Back
Next
Return
5.2 Circuit Timing
Propagation Delay
tpLH — propagation delay when output changes
from LOW to HIGH.
tpHL — propagation delay when output changes
from HIGH to LOW
The delay of a path through the overall circuit is
the sum of the delays through subpaths in the
individual devices.

What is the difference between propagation
delay and transition time?
Return
Back
Next
5.2 Circuit Timing
Timing Specification
 Maximum
 Typical is what you see from a device that
was manufactured on a good day and is
operating under near-ideal conditions.
 Minimum 1/4 ~1/3 typical delays.

GO
READY
DAT
tRDYmin
tRDYmax
tDATmin
tDATmax
Return
Back
Next
5.2 Circuit Timing

Timing Analysis

Timing Analysis Tools
Return
Back