Download Lecture 11

Survey
yes no Was this document useful for you?
   Thank you for your participation!

* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project

Document related concepts

Spectrum analyzer wikipedia , lookup

Utility frequency wikipedia , lookup

Buck converter wikipedia , lookup

Bode plot wikipedia , lookup

Spectral density wikipedia , lookup

Electronic engineering wikipedia , lookup

Pulse-width modulation wikipedia , lookup

Chirp spectrum wikipedia , lookup

Tube sound wikipedia , lookup

Switched-mode power supply wikipedia , lookup

Power electronics wikipedia , lookup

Islanding wikipedia , lookup

Oscilloscope history wikipedia , lookup

Dynamic range compression wikipedia , lookup

Amplifier wikipedia , lookup

Analog-to-digital converter wikipedia , lookup

Resistive opto-isolator wikipedia , lookup

Wien bridge oscillator wikipedia , lookup

Regenerative circuit wikipedia , lookup

Opto-isolator wikipedia , lookup

Heterodyne wikipedia , lookup

Phase-locked loop wikipedia , lookup

Transcript
11.
FM Receiver Circuits.
FM Reception
RF Amplifiers
Limiters
Discriminators
Phase-Locked Loop
TE4201-Communication Electronics
1
FM Reception
FM
receiver
FM wave
Demodulated Signal
RF
amplifier
Mixer
Local
Oscillator
TE4201-Communication Electronics
IF
amplifier
Limiter
circuit
AGC
De-emphasis
circuit
Demodulated Signal
Discriminator
circuit
AF and
power
amplifier
2
RF Amplifiers
Advantages of RF amplifiers in FM receivers
Broadcast AM receivers normally operate quite satisfactorily without RF amplifiers.
This is rarely the case with FM receivers, however, except for frequencies in excess
of 1GHz when it becomes preferable to omit it. The essence of the problem is that
FM receivers can function with smaller received signals than AM or SSB receivers
because of their inherent noise reduction capability.
With input signals 1mV or less as compared with perhaps a 30mV minimum input for
AM. High noise factor of the mixer stage destroys the intelligibility of the 1mV
signal. It is therefore required to amplify the signal up to at least 10 to 20 mV
before mixer stage.
It can tolerate 1mV of noise with a 20mV of signal than 1mV of noise with a 1mV of
signal. This reasoning also explains the abandonment of RF stages for the ever
increasing FM systems at 1 GHz and above region. At these frequencies transistor
noise is increasing while gain is increasing. The frequency is reached where it is
advantageous to feed the incoming FM signal directly into a diode mixer so as to
step it down to a lower frequency for subsequent amplification. Diode (passive)
mixers are less noisy than active mixers.
Of course the use of RF amplifiers reduces the image problem. Another benefit is
the reduction in local oscillator radiation effects. Without the RF amp. The local
oscillator signal can more easily get coupled back into the receiving antenna and
transmit interference.
3
TE4201-Communication Electronics
MOSFET RF amplifiers
Component
values
100MHz
400MHz
C1
8.4pF
4.5pF
C2
2.5pF
1.5pF
C3
1.9pF
2.8pF
C4
4.2pF
1.2pF
L1
150mH
16mH
L2
280mH
22mH
C5
1000pF
250pF
• The antenna input signal is coupled into gate 1 via the coupling/tuning network C1,
L1, C2. Output at the drain is coupled to the next stage by L2,C3,C4
combination.Bypass capacitor CB next to L2 and the RFC ensure that the signal not to
coupled into dc supply. RFC opens for RF signals and short to dc. The bypass
capacitor from gate 2 to ground provides a short to RF to ground. Bias stability is
set up by R1 and R2. The MFE3007 MOSFET used in this circuit provides a minimum
power gain of 18dB at 200MHz.
TE4201-Communication Electronics
4
• The use of a dual-gate device allows a convenient isolated input for an AGC level to
control the device gain.
• The MOSFET also offers an increased dynamic range (wider range of input signals
can be tolerated) compared to JFET, and has the same square-law input-output
relationship.
• A similar arrangement is used for mixer as the extra gate allows a convenient point
for local oscillator signal.
TE4201-Communication Electronics
5
Limiters
A limiter is a circuit whose output is constant amplitude for all inputs above a
critical value. It’s function in FM receiver is to remove any residual unwanted
amplitude modulation and the amplitude variations due to noise.
A transistor limiter is shown has the dropping resistor RC which limits the dc
collector supply voltage. This provides a low dc collector voltage which makes this
stage very easily overdriven. This is the desired result. As soon as the input is large
enough to cause clipping at both extremes of collector current, the critical limiting
voltage has been attained and limiting action started.
TE4201-Communication Electronics
6
The input/output characteristic for the limiter shows the desired clipping action and
the effects of feeding the limited (clipped) signal into an LC tank circuit tuned to
the center frequency. The natural flywheel effect of the tank removes all
frequencies not near the center frequency and thus provides a sinusoidal output
signal. The omission of an LC circuit at the limiter output is desirable for some
demodulator circuits.
TE4201-Communication Electronics
7
Discriminators
Amplitude changes
Discriminator is the reverse of a VCO. It converts frequency changes into amplitude
changes
frequency changes
Discriminator (FM detector) extracts the intelligence that is modulated onto the
carrier via frequency variations. The output signal should has an amplitude
proportional to the variation of the carrier frequency and whose frequency is
dependent upon the carrier’s rate of frequency deviation. Notice that the response
is linear between frequency changes and the amplitude changes. FM detection takes
place after IF (10.7MHz) amplifier and the maximum deviation is ± 75kHz.
TE4201-Communication Electronics
8
Slope Detector
High V(pp)
Low V(pp)
amplitude changes
Slope Detector is a combination of off-tuned LC circuit followed by the
AM detector as shown below.
FM detector
AM detector
frequency changes
High V(pp)
AM
TE4201-Communication Electronics
9
Low V(pp)
Foster-Seely Discriminator
Coupling capacitors C5 and CC will short at carrier frequency, making e1
across L4 . i1 is caused by eS which is coupled from primary voltage e1
e2 and e3 are induced voltage at L2 and L3 caused by the current i2 which is
90deg lagging behind e2 and 90deg leading e3 as e2 and e3 are 180deg out
of phase when looked from center tap.
TE4201-Communication Electronics
10
Foster-Seely Discriminator (cont’d)
AC e4 < e5
DC e6 < e7
DC Sum e8 < 0
AC e4 > e5
DC e6 > e7
DC Sum e8 > 0
TE4201-Communication Electronics
AC e4 = e5
DC e6 = e7
DC Sum e8 = 0
11
Ratio Detector
10.7 MHz IF
Es = e1 + e2
When fin = fc e1 = e2
e0 = (Es/2) - e2 = (e1 - e2 )/2
When fin < fc e1 < e2
When fin > fc e1 > e2
TE4201-Communication Electronics
12
Quadrature Detector
EXOR = If the two inputs are equal
the output = 0, otherwise output > 0
Change of dc level
produce the
detected signal
If the two inputs are
equal the output = 0,
otherwise output > 0
Change of dc level produce
the detected signal
TE4201-Communication Electronics
13
Phase-Locked Loop (PLL)
FM
input
fin
Phase
comparator
or detector
fVCO
Error Low-pass
output
filter
Voltage
controlled
oscillator
(VCO)
VCO
input
Signal
output
Level proportional to
phase difference between
fin and fVCO
Control signal = constant
value when fin = fVCO
Phase comparator produce error output according to difference of the two
frequencies fin and fVCO. When fin = fVCO signal output level = 0. When fin > fVCO
signal output level < 0 (see formula of VCO). When fin < fVCO signal output level > 0
This changing dc level at the output creates the detected signal waveform.
If the VCO starts to change the frequency fVCO, it is in capture state. It then
continues to change frequency until it’s output is the same as the input frequency
fin. At that point , the PLL is locked. PLL has 3 possible states of operation: 1=free
running, 2=capture, 3=locked or tracking.
If fVCO and fin are too far apart, the PLL free-runs at the nominal VCO frequency.
If fVCO and fin are close enough, the capture process begins and continues until the
locked condition is reached. Once locked, the PLL begins the tracking in which it
can be locked over a wider range of frequencies than was necessary to achieve
capture. The tracking and capture ranges are a function of external resistors
14
and/or capacitors selected by the user.
TE4201-Communication Electronics
PLL has 3 possible states of operation:
1.
free running,
2.
capture,
3.
locked or tracking.
free running  f5  f0 
lock range  fL  
0.3
R1C1
V+ =V
10
fin
8f0
3
V
capture range  fC  
2
1 2fL
2 R2C2
f5
Phase
Detector
Low-pass
filter
Amplifier
PLL 565
5
4
8 9
V+
R2
7
Output
V7
6
Reference
output
VCO
R1
C2
1
C1
V-
1. If f5 and f0 are too far apart, the PLL free-runs at the nominal VCO frequency f5
2. If f5 and f0 are close enough, the capture process begins and continues until the
locked condition is reached.
3. Once locked, the PLL begins the tracking in which it can be locked over a wider
range of frequencies than was necessary to achieve capture.
• The tracking and capture ranges are a function of external resistors and/or
capacitors selected by the user.
TE4201-Communication Electronics
15
Example:
Given the PLL circuit shown, find
(a) Free running frequency f5 = f0
(b) Locked or tracking range fL
(c) Capture range fC
(d) Output voltage V7 at f0
Sketch the plot of V7 and fin
( a) free running  f5  f0 

0.3
10  10 3  220  10 12
(b) lock range  fL  
fmax
fmin
0.3
R1C1
 136.36kHz
8f0

+6
10
fin
2
3
f0
8 9
R1
TE4201-Communication Electronics
1
R2
7
6
Output
V7
+5V
C1 220pF
-6
+6
V
2 (6  VC )
0.3

 2  C  0.3  VC  2  0.33  5.1V
R1C1
6
R1C1
3
8  136.36k
  181.8kHz
6
156.1kHz
 214.41kHz
2
156.1kHz
 136.36 
 46.31kHz
2
Amplifier
VCO
10k
(d) f0 
C2
3.6k
PLL 565
V7
5.3V
5V
4.7V
1 2fL
1
2  181.8k

 156.1kHz
2 R2C2
2 3.6k  330  10 12
fC min  136.36 
fC max
Low-pass
filter
5
4
V
 181.8kHz
 136.36 
 136.36k  90.9k  227.26kHz
2
 181.8kHz
 136.36 
 136.36k  90.9k  45.46kHz
2
(c) capture range  fC  
Phase
Detector
330pF
fmin
f0=f5
fin
fmax
fC
fL
16
Example
A PLL is set up such that it’s VCO free-runs at 10 MHz. The VCO does not
change frequency until the input is within 50 kHz of 10 MHz. After that
condition, the VCO follows the input to ±200kHz of 10 MHz before the VCO
starts free-run again. Determine the lock and capture ranges of the PLL.
A PLL VCO free-runs until the input is within ± 50 kHz of 10 MHz. Then the
capture range is ±50kHz or 2x50kHz=100kHz.
After that condition, the VCO follows the input to ± 200kHz of 10 MHz. Out of
that range, the VCO starts free-run again. Then the lock ranges of the PLL will
be ± 200kHz or 2x200kHz=400kHz
TE4201-Communication Electronics
17