* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Download News on DC-DC converter ASICs
Electrical substation wikipedia , lookup
Standby power wikipedia , lookup
Power inverter wikipedia , lookup
Stray voltage wikipedia , lookup
Mercury-arc valve wikipedia , lookup
Power over Ethernet wikipedia , lookup
Immunity-aware programming wikipedia , lookup
Voltage optimisation wikipedia , lookup
Pulse-width modulation wikipedia , lookup
Wireless power transfer wikipedia , lookup
Variable-frequency drive wikipedia , lookup
Audio power wikipedia , lookup
Power factor wikipedia , lookup
Opto-isolator wikipedia , lookup
Power MOSFET wikipedia , lookup
Three-phase electric power wikipedia , lookup
Amtrak's 25 Hz traction power system wikipedia , lookup
Electric power system wikipedia , lookup
History of electric power transmission wikipedia , lookup
Mains electricity wikipedia , lookup
Electrification wikipedia , lookup
Current source wikipedia , lookup
Buck converter wikipedia , lookup
Power supply wikipedia , lookup
Power engineering wikipedia , lookup
CLIC and ILC Power Distribution and Power Pulsing Workshop Summary Document 10/5/2011 G. Blanchot 1 Outline Defining “Power Pulsing”. Power Pulsing Challenges (Marc). Main Schemes that were presented. How to test / What to test. 10/5/2011 G. Blanchot 2 Power Pulsing Definition VIN FRONT END ASIC Analog Digital ENABLE 1 ENABLE 2 ENABLE NEXT ASIC Configuration Registers Enable/Disable of internal functions of FE ASICs to reduce current consumption. Analog and Digital Functions can be enabled independently. Configuration registers are always powered to avoid reconfigurations. Enable signals can be daisy chained for sequencing several ASICs. 10/5/2011 G. Blanchot 3 Challenges for Power Pulsing at ILC and CLIC • Mechanical system issues - Mechanical stress due to Lorentz forces - Resonant vibration of wire-bonds • Electrical system issues - induced voltage due to cable inductance (and IR drops) - Electromagnetic interference • Other - severe mass constraints and lack of space for near chip and near module charge storage - severe mass constraints and lack of space for near module regulators and DCDC converters - radiation effects on electronics 10/5/2011 G. Blanchot 4 Main Schemes in Power Pulsing With DC to DC Converters With LDO regulators and BestCaps/SuperCaps. Constant current source and storage caps + LDO/DCDC In serial powering configuration. 10/5/2011 G. Blanchot 5 Main Schemes in Power Pulsing VOUT is constant, independently of the load current. VOUT < VIN With DC to DC Converters VIN is constant IIN < IOUT, it follows the load current variations. VOUT VIN VIN DC/DC ASIC ENABLE D VOUT VIN I IN I OUT D ENABLE function implemented at FE ASIC Turn on/off times of FE Power Pulsed Function Blocks. DCDC follows the load current variations. 10/5/2011 G. Blanchot 6 Main Schemes in Power Pulsing VOUT is constant, independently of the load current. VOUT < VIN With Regulators VIN is constant IIN = <Iload>, no peak current at input. VOUT VIN VIN LDO ASIC ENABLE ENABLE function implemented at FE ASIC Turn on/off times of FE Power Pulsed Function Blocks. The LDO is unable to deliver the peak current. The transient charge is delivered by a storage capacitor 10/5/2011 G. Blanchot 7 Main Schemes in Power Pulsing VOUT is constant, independently of the load current. VOUT < VIN With constant current source Regulated IDC VOUT VIN VIN LDO or DCDC ASIC ENABLE Keep input current low and stable, energy in first storage cap LDO or DCDC to deliver FE voltage with power peak capability Eventually with output storage cap? 10/5/2011 G. Blanchot 8 Main Schemes in Power Pulsing VOUT is constant, independently of the load current. VOUT < VIN Serial Powering VIN = N x VDD VIN- VIN+ ASIC 1 ENABLE VIN- VIN+ ASIC N ENABLE High Voltage on VIN, constant current, shunt regulators. Load current variations regulated by shunt regulator in ASICs Does not lead to reduced power: the current is just shunted in a resistor. Combination with storage caps might be considered. 10/5/2011 G. Blanchot 9 Testing Lab condition testing using active loads instead of detectors DCDC dynamic behavior with peak transient currents Dynamic studies of LDO/BestCap behavior. Optimized configurations can after that be tested on real setups. What are the real setups available for these tests? 10/5/2011 G. Blanchot 10