Survey
* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project
Download Digital Electronics I: Logic, Flip
Document related concepts
Electronic engineering wikipedia , lookup
Microcontroller wikipedia , lookup
Resistive opto-isolator wikipedia , lookup
Power electronics wikipedia , lookup
Radio transmitter design wikipedia , lookup
Integrating ADC wikipedia , lookup
Operational amplifier wikipedia , lookup
MOS Technology SID wikipedia , lookup
Oscilloscope types wikipedia , lookup
Mixing console wikipedia , lookup
Schmitt trigger wikipedia , lookup
Switched-mode power supply wikipedia , lookup
Valve RF amplifier wikipedia , lookup
Index of electronics articles wikipedia , lookup
Phase-locked loop wikipedia , lookup
Analog-to-digital converter wikipedia , lookup
Immunity-aware programming wikipedia , lookup
Oscilloscope history wikipedia , lookup
Integrated circuit wikipedia , lookup
Time-to-digital converter wikipedia , lookup
Rectiverter wikipedia , lookup
Opto-isolator wikipedia , lookup
Flip-flop (electronics) wikipedia , lookup
Transcript
Physics 3330 Experiment #9 Fall 2012 Pre-Lab Problems 1. Enter in your lab book the circuit diagrams and truth tables of all the circuits you will test. These include the NAND , NOR, and INVERT. 2. Prove DeMorganâs second theorem by comparing the truth table for both sides of the equation: Use the laws of Boolean algebra to derive the following: 3. Design a circuit to perform the EXCLUSIVE OR function using only NAND and NOR gates. Simplify the circuit so that you use the smallest possible number of NAND and NOR gates (and only use NAND and NOR gates). Show your Boolean calculation. Check the result using truth tables. 4. Derive the truth table for an RS memory element made from two NOR gates (see Fig. 9.5). 5. Design a 4 kHz clock using the 555 timer chip. Make the low level a 1/4 of the output period. How large a capacitor would you need to substitute in order to modify your clock to run at 1 Hz (for visual observation of LEDs)? 6. A JK flip-flop with J=K=1 and CLR=1 is driven at the clock input by 1 kHz pulses from a NAND gate driven by a 555 timer (see Fig. 9.11 below). Diagram the waveforms for the clock and the Q output vs. time Experiment #9 9.9
