• Study Resource
  • Explore
    • Arts & Humanities
    • Business
    • Engineering & Technology
    • Foreign Language
    • History
    • Math
    • Science
    • Social Science

    Top subcategories

    • Advanced Math
    • Algebra
    • Basic Math
    • Calculus
    • Geometry
    • Linear Algebra
    • Pre-Algebra
    • Pre-Calculus
    • Statistics And Probability
    • Trigonometry
    • other →

    Top subcategories

    • Astronomy
    • Astrophysics
    • Biology
    • Chemistry
    • Earth Science
    • Environmental Science
    • Health Science
    • Physics
    • other →

    Top subcategories

    • Anthropology
    • Law
    • Political Science
    • Psychology
    • Sociology
    • other →

    Top subcategories

    • Accounting
    • Economics
    • Finance
    • Management
    • other →

    Top subcategories

    • Aerospace Engineering
    • Bioengineering
    • Chemical Engineering
    • Civil Engineering
    • Computer Science
    • Electrical Engineering
    • Industrial Engineering
    • Mechanical Engineering
    • Web Design
    • other →

    Top subcategories

    • Architecture
    • Communications
    • English
    • Gender Studies
    • Music
    • Performing Arts
    • Philosophy
    • Religious Studies
    • Writing
    • other →

    Top subcategories

    • Ancient History
    • European History
    • US History
    • World History
    • other →

    Top subcategories

    • Croatian
    • Czech
    • Finnish
    • Greek
    • Hindi
    • Japanese
    • Korean
    • Persian
    • Swedish
    • Turkish
    • other →
 
Profile Documents Logout
Upload
AK1543 - Asahi Kasei Microdevices
AK1543 - Asahi Kasei Microdevices

... 1300MHz Delta-Sigma Fractional-N Frequency Synthesizer 1. Overview The AK1543 is a Delta-Sigma Fractional-N PLL (Phase Locked Loop) frequency synthesizer with a frequency switching function, covering a wide range of frequencies from 400 to 1300MHz. This product consists of an 18-bit Delta-Sigma modu ...
analog multiplier
analog multiplier

... The most significant advance in the ADL5391 is the use of a new multiplier core architecture, which differs markedly from the conventional form that has been in use since 1970. The conventional structure that employs a current mode, translinear core is fundamentally asymmetric with respect to the X ...
EL5191, EL5191A 1GHz Current Feedback Amplifier with Features Enable
EL5191, EL5191A 1GHz Current Feedback Amplifier with Features Enable

DATA  SHEET For a complete data sheet, please also download:
DATA SHEET For a complete data sheet, please also download:

... techniques where the DEMOUT voltage is one threshold voltage lower than the VCO input voltage, here the DEMOUT voltage equals that of the VCO input. If DEMOUT is used, a load resistor (RS) should be connected from DEMOUT to GND; if unused, DEMOUT should be left open. The VCO output (VCOOUT) can be c ...
LPRO Rubidum Oscillator - Ham
LPRO Rubidum Oscillator - Ham

MC68194 Carrier Band Modem (CBM)
MC68194 Carrier Band Modem (CBM)

ADF4360-3 数据手册DataSheet 下载
ADF4360-3 数据手册DataSheet 下载

... Chip Enable. A logic low on this pin powers down the device and puts the charge pump into three-state mode. Taking the pin high powers up the device depending on the status of the power-down bits. Charge Pump Output. When enabled, this provides ± ICP to the external loop filter, which in turn drives ...
HMC725LC3C
HMC725LC3C

... The HMC725LC3C is a XOR/XNOR gate function designed to support data transmission rates of up to 13 Gbps, and clock frequencies as high as 13 GHz. All input signals to the HMC725LC3C are terminated with 50 Ohms to ground on-chip, and maybe either AC or DC coupled. The differential outputs of the HMC7 ...
Kondratenko_S.V.2
Kondratenko_S.V.2

... 1. In the early stages of designing high-speed transceiver in serial channels it is advisable to take into account the effect of parasitic constructive elements in order to choose among alternative realizations of analog parts of the transmitter and receiver. 2. To evaluate the noise immunity of the ...
2.4-GHz Band Ultra-Low-Voltage LC-VCO IC in 130-nm CMOS Xin Yang Kangyang Xu
2.4-GHz Band Ultra-Low-Voltage LC-VCO IC in 130-nm CMOS Xin Yang Kangyang Xu

AD8023
AD8023

... Pulling the voltage on any one of the Disable pins about 1.6 V up from the negative supply will put the corresponding amplifier into a disabled, powered down, state. In this condition, the amplifier’s quiescent current drops to about 1.3 mA, its output becomes a high impedance, and there is a high l ...


... 31. The electric potential due to an electric dipole of length L at point distance r away from it will be doubled if the .a. )Length L of the dipole is doubled .b. ) r is doubled .c. ) r is halved d ) L is halved 32. When a particular mode is excited in a waveguide there appears an extra electric co ...
Experiment SIG1: Active Low-Pass Filter Design
Experiment SIG1: Active Low-Pass Filter Design

... the GPR-3030. If you’re using the M10-380D-303-A power supply: i) make sure that you use only one part of the power supply i.e. either master or slave, and ii) select the “indep” button 2) Connect all the wires accordingly as per instructed, directly between the supply and the experiment board. 3) D ...
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP)
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP)

Analog Devices Welcomes Hittite Microwave Corporation
Analog Devices Welcomes Hittite Microwave Corporation

... 4. PAD BURR LENGTH SHALL BE 0.15mm MAXIMUM. PAD BURR HEIGHT SHALL BE 0.05mm MAXIMUM. 5. PACKAGE WARP SHALL NOT EXCEED 0.05mm. ...
RIAA Preamps Part 1
RIAA Preamps Part 1

... but this approach was seldom if ever taken. So here is the dilemma: we do not want to exceed two gain stages and yet we want more gain. One solution has been to use at least one cascode stage in the mix. The cascode circuit has the very desirable attribute of realizing a gain in excess of the mu of ...
The Schottky Diode Mixer Application Note 995 Introduction
The Schottky Diode Mixer Application Note 995 Introduction

AN-873 APPLICATION NOTE
AN-873 APPLICATION NOTE

... In such a case, the accuracy of digital lock detect is compromised. In an unlocked state, if the unlocked frequency is close to the desired frequency, the phase error at the PFD drifts in and out of the 15 ns window, causing the DLD signal to pulse high and low. More seriously, sometimes if a voltag ...
BUF634 250mA HIGH
BUF634 250mA HIGH

... The –3dB bandwidth of the BUF634 is approximately 30MHz in the low quiescent current mode (1.5mA typical). To select this mode, leave the bandwidth control pin open (no connection). Bandwidth can be extended to approximately 180MHz by connecting the bandwidth control pin to V–. This increases ...
LTC6905 - 17MHz to 170MHz Resistor Set SOT-23 Oscillator.
LTC6905 - 17MHz to 170MHz Resistor Set SOT-23 Oscillator.

... using the minimum high level output voltage in the Electrical Characteristics. With a V+ equal to 5.5V and 4mA output current, the minimum high level output voltage is 5V and the lowest resistive load Pin 5 can drive is 1.25k (5V/4mA). With a V+ equal to 2.7V and 4mA output current, the minimum high ...
ADF4360-4 Integrated Synthesizer and VCO Data
ADF4360-4 Integrated Synthesizer and VCO Data

... VCO Output. The output level is programmable from −4 dBm to −13 dBm. See the Output Matching section for a description of the various output stages. VCO Complementary Output. The output level is programmable from −4 dBm to −13 dBm. See the Output Matching section for a description of the various out ...
HMC606LC5 数据资料DataSheet下载
HMC606LC5 数据资料DataSheet下载

... Distributed Amplifier housed in a leadless 5x5 mm surface mount package which operates between 2 and 18 GHz. With an input signal of 12 GHz, the amplifier provides ultra low phase noise performance of -160 dBc/Hz at 10 kHz offset, representing a significant improvement over FET-based distributed amp ...
XA Artix-7 FPGAs Overview
XA Artix-7 FPGAs Overview

... the CMT, which can completely eliminate the basic clock distribution delay. ...
CURRENT FEEDBACK AMPLIFIERs
CURRENT FEEDBACK AMPLIFIERs

AN-873: Lock Detect on the ADF4xxx Family of
AN-873: Lock Detect on the ADF4xxx Family of

< 1 ... 162 163 164 165 166 167 168 169 170 ... 241 >

Phase-locked loop

A phase-locked loop or phase lock loop (PLL) is a control system that generates an output signal whose phase is related to the phase of an input signal. While there are several differing types, it is easy to initially visualize as an electronic circuit consisting of a variable frequency oscillator and a phase detector. The oscillator generates a periodic signal. The phase detector compares the phase of that signal with the phase of the input periodic signal and adjusts the oscillator to keep the phases matched. Bringing the output signal back toward the input signal for comparison is called a feedback loop since the output is ""fed back"" toward the input forming a loop.Keeping the input and output phase in lock step also implies keeping the input and output frequencies the same. Consequently, in addition to synchronizing signals, a phase-locked loop can track an input frequency, or it can generate a frequency that is a multiple of the input frequency. These properties are used for computer clock synchronization, demodulation, and frequency synthesis.Phase-locked loops are widely employed in radio, telecommunications, computers and other electronic applications. They can be used to demodulate a signal, recover a signal from a noisy communication channel, generate a stable frequency at multiples of an input frequency (frequency synthesis), or distribute precisely timed clock pulses in digital logic circuits such as microprocessors. Since a single integrated circuit can provide a complete phase-locked-loop building block, the technique is widely used in modern electronic devices, with output frequencies from a fraction of a hertz up to many gigahertz.
  • studyres.com © 2025
  • DMCA
  • Privacy
  • Terms
  • Report