• Study Resource
  • Explore
    • Arts & Humanities
    • Business
    • Engineering & Technology
    • Foreign Language
    • History
    • Math
    • Science
    • Social Science

    Top subcategories

    • Advanced Math
    • Algebra
    • Basic Math
    • Calculus
    • Geometry
    • Linear Algebra
    • Pre-Algebra
    • Pre-Calculus
    • Statistics And Probability
    • Trigonometry
    • other →

    Top subcategories

    • Astronomy
    • Astrophysics
    • Biology
    • Chemistry
    • Earth Science
    • Environmental Science
    • Health Science
    • Physics
    • other →

    Top subcategories

    • Anthropology
    • Law
    • Political Science
    • Psychology
    • Sociology
    • other →

    Top subcategories

    • Accounting
    • Economics
    • Finance
    • Management
    • other →

    Top subcategories

    • Aerospace Engineering
    • Bioengineering
    • Chemical Engineering
    • Civil Engineering
    • Computer Science
    • Electrical Engineering
    • Industrial Engineering
    • Mechanical Engineering
    • Web Design
    • other →

    Top subcategories

    • Architecture
    • Communications
    • English
    • Gender Studies
    • Music
    • Performing Arts
    • Philosophy
    • Religious Studies
    • Writing
    • other →

    Top subcategories

    • Ancient History
    • European History
    • US History
    • World History
    • other →

    Top subcategories

    • Croatian
    • Czech
    • Finnish
    • Greek
    • Hindi
    • Japanese
    • Korean
    • Persian
    • Swedish
    • Turkish
    • other →
 
Profile Documents Logout
Upload
74LS373
74LS373

No Slide Title
No Slide Title

Low Power, 350 MHz Voltage Feedback Amplifiers AD8038/AD8039
Low Power, 350 MHz Voltage Feedback Amplifiers AD8038/AD8039

... is the voltage between the supply pins (VS) multiplied by the quiescent current (IS). Assuming the load (RL) is referenced to midsupply, then the total drive power is VS/2 × IOUT, some of which is dissipated in the package and some in the load (VOUT × IOUT). The difference between the total drive po ...
TLC548 数据资料 dataSheet 下载
TLC548 数据资料 dataSheet 下载

... charging of internal capacitors to the level of the analog input voltage. 3. Three more I/O CLOCK cycles are then applied to the I/O CLOCK terminal and the sixth, seventh, and eighth conversion bits are shifted out on the falling edges of these clock cycles. 4. The final (the eighth) clock cycle is ...
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-ISSN: 2278-1676,p-ISSN: 2320-3331,
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-ISSN: 2278-1676,p-ISSN: 2320-3331,

... Unfortunately, all the power control techniques deliberately distort sinusoidal wave form of power frequency and generate unwanted interfering signals. Obviously, they all are often cited as one of the main source of conducted emission (CE). Usually the power supplies which are using controlling tec ...
a Low Distortion Mixer AD831
a Low Distortion Mixer AD831

Behringer CX2310 Owners Manual
Behringer CX2310 Owners Manual

- Kewtech
- Kewtech

EL5174, EL5374
EL5174, EL5374

Analog Dialogue 30-4
Analog Dialogue 30-4

Tactile Sensor with Automatic Gain Control
Tactile Sensor with Automatic Gain Control

... same frequency and by applying an appropriate low pass filter. Then, the AGC changes the amplitude for each base function for the input signal. By introducing a simple feedback loop into the AGC, the feedback system always tries to keep the output from each sub-sensor unit to a reference value, irres ...
Voyetra 8 Hardware Maintenance Manual
Voyetra 8 Hardware Maintenance Manual

Sensor fusion for improved control of piezoelectric tube scanners
Sensor fusion for improved control of piezoelectric tube scanners

... piezoelectric tube scanners (and piezoelectric actuators in general). When employed in an actuating role, piezoelectric transducers display a significant hysteresis in the transfer function from an applied voltage to strain or displacement [1]. Due to hysteresis, ideal scanning signals can result in ...
AD9762 数据手册DataSheet 下载
AD9762 数据手册DataSheet 下载

... series of high performance, low power CMOS digital-to-analog converters (DACs). The TxDAC family which consists of pin compatible 8-, 10-, 12-, and 14-bit DACs is specifically optimized for the transmit signal path of communication systems. All of the devices share the same interface options, small ...
Analog Electronics Citcuit Lab manual for B. tech 5th sem.
Analog Electronics Citcuit Lab manual for B. tech 5th sem.

... voltage output (Vo) adjust the pot meter R4 to get the overall gain of 10. 4. To observe the frequency response of the first stage disconnects the second stage by removing the right lead of Cc, which is connected, to the base of second transistor. 5. Find the maximum voltage output by varying the fr ...
a AN-555 APPLICATION NOTE
a AN-555 APPLICATION NOTE

... designed to accept inputs from any generic word generator. However, when running the DAC at high sample rates, the quality of the digital data can have an impact on the performance of the DAC. As an example, if the edges of the digital information are slow, or the edges of the various bits are skewe ...
MAX1182 Dual 10-Bit, 65Msps, 3V, Low-Power ADC General Description
MAX1182 Dual 10-Bit, 65Msps, 3V, Low-Power ADC General Description

Technote 7 Using Op Amps Successfully
Technote 7 Using Op Amps Successfully

... GBW = ∞ BW = ∞ or Delay = 0 and GBW = ∞ Unlimited input voltage range. Differential response only Immune to PS offset and variations Output due to signal only ...
ADN2890ACPZ-RL Datasheet
ADN2890ACPZ-RL Datasheet

... line in order to minimize the mismatch in the 50 Ω transmission line at the capacitor’s pads. It is recommended that the transmission lines not change layers through vias, if possible. For supply decoupling, the 1 nF decoupling capacitor should be placed on the same layer as the ADN2890 as close as ...
16-Bit, 195 kSPS CMOS, AD7722 -
16-Bit, 195 kSPS CMOS, AD7722 -

... Synchronization Logic Input. SYNC is an asynchronous input. When using more than one AD7722 operated from a common master clock, SYNC allows each ADC’s Σ-∆ modulator to simultaneously sample its analog input and update its output data register. A rising edge resets the AD7722 digital filter sequence ...
E31B004 Eng. Spec.
E31B004 Eng. Spec.

Product Factsheet - Dialog Semiconductor
Product Factsheet - Dialog Semiconductor

AF04701186190
AF04701186190

... 6.7dB and third order Input intercept point -1db, power consumption of 3.86mW at 1.8V supply voltage. The 50Ω matched impedance condition is applicable. Result shows a good potential of this CMOS mixer and justify its use for low-power wireless communications. Keywords—Mixer, Gilbert Cell, RFIC, CMO ...
OPA354-Q1 OPA2354-Q1
OPA354-Q1 OPA2354-Q1

... The specified input common-mode voltage range of the OPA354 extends 100 mV beyond the supply rails. This is achieved with a complementary input stage—an N-channel input differential pair in parallel with a P-channel differential pair, as shown in Figure 1. The N-channel pair is active for input volt ...
Low voltage 16-bit, constant current LED sink driver
Low voltage 16-bit, constant current LED sink driver

< 1 ... 121 122 123 124 125 126 127 128 129 ... 241 >

Phase-locked loop

A phase-locked loop or phase lock loop (PLL) is a control system that generates an output signal whose phase is related to the phase of an input signal. While there are several differing types, it is easy to initially visualize as an electronic circuit consisting of a variable frequency oscillator and a phase detector. The oscillator generates a periodic signal. The phase detector compares the phase of that signal with the phase of the input periodic signal and adjusts the oscillator to keep the phases matched. Bringing the output signal back toward the input signal for comparison is called a feedback loop since the output is ""fed back"" toward the input forming a loop.Keeping the input and output phase in lock step also implies keeping the input and output frequencies the same. Consequently, in addition to synchronizing signals, a phase-locked loop can track an input frequency, or it can generate a frequency that is a multiple of the input frequency. These properties are used for computer clock synchronization, demodulation, and frequency synthesis.Phase-locked loops are widely employed in radio, telecommunications, computers and other electronic applications. They can be used to demodulate a signal, recover a signal from a noisy communication channel, generate a stable frequency at multiples of an input frequency (frequency synthesis), or distribute precisely timed clock pulses in digital logic circuits such as microprocessors. Since a single integrated circuit can provide a complete phase-locked-loop building block, the technique is widely used in modern electronic devices, with output frequencies from a fraction of a hertz up to many gigahertz.
  • studyres.com © 2025
  • DMCA
  • Privacy
  • Terms
  • Report