Download 74LCXR162245 Low Voltage 16-Bit Bidirectional Transceiver with 5V Tolerant Inputs/Outputs and 26

74LCXR162245
Low Voltage 16-Bit Bidirectional Transceiver
with 5V Tolerant Inputs/Outputs
and 26: Series Resistors in the Outputs
General Description
Features
The LCXR162245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus
oriented applications. The device is designed for low voltage (2.5V or 3.3V) VCC applications with capability of interfacing to a 5V signal environment. The device is byte
controlled. Each byte has separate control inputs which
could be shorted together for full 16-bit operation. The T/R
inputs determine the direction of data flow through the
device. The OE inputs disable both the A and B ports by
placing them in a high impedance state.
■ 5V tolerant inputs and outputs
In addition, all A and B outputs include equivalent 26:
(nominal) series resistors to reduce overshoot and undershoot and are designed to sink/source up to 12 mA at
VCC 3.0V.
The LCXR162245 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintaining CMOS low power dissipation.
■ 2.3V–3.6V VCC specifications provided
■ A and B side outputs have equivalent 26: series
resistors
■ 5.3 ns tPD max (VCC
3.3V), 20 PA ICC max
■ Power down high impedance inputs and outputs
■ Supports live insertion/withdrawal (Note 1)
■ Flow through pinout
■ Implements proprietary noise/EMI reduction circuitry
■ Latch-up performance exceeds 500 mA
■ ESD performance:
Human body model ! 2000V
Machine model ! 200V
Note 1: To ensure the high-impedance state during power up or down OE
should be tied to VCC through a pull-up resistor: the minimum value or the
resistor is determined by the current-sourcing capability of the driver.
Ordering Code:
Order Number
Package Number
74LCXR162245MEA
MS48A
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
[RAIL]
Package Description
74LCXR162245MEX
MS48A
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
[TAPE and REEL]
74LCXR162245MTD
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
[RAIL]
74LCXR162245MTX
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
[TAPE and REEL]
Devices also available in Tape and Reel. Specify by appending the suffix letter “x” to the ordering code.
Logic Symbol
Pin Descriptions
Pin Names
© 2005 Fairchild Semiconductor Corporation
DS500052
Print form created on June 10, 2005 12:56 pm
Description
OEn
Output Enable Input
T/Rn
Transmit/Receive Input
A0–A15
Side A Inputs or 3-STATE Outputs
B0–B15
Side B Inputs or 3-STATE Outputs
www.fairchildsemi.com
74LCXR162245 Low Voltage 16-Bit Bidirectional Transceiver with 5V Tolerant Inputs/Outputs and 26: Series
Resistors in the Outputs
August 1998
Revised June 2005
74LCXR162245
Connection Diagram
Truth Tables
Inputs
OE1
Outputs
T/R1
L
L
Bus B0–B7 Data to Bus A0–A7
L
H
Bus A0–A7 Data to Bus B0–B7
H
X
HIGH Z State on A0–A7, B0–B7 (Note 2)
Inputs
Outputs
OE2
T/R2
L
L
L
H
Bus A8–A15 Data to Bus B8–B15
H
X
HIGH Z State on A8–A15, B8–B15 (Note 2)
Bus B8–B15 Data to Bus A8–A15
Note 2: A and B port inputs are still active
Logic Diagram
www.fairchildsemi.com
2
Symbol
Parameter
VCC
Supply Voltage
VI
DC Input Voltage
VO
DC Output Voltage
IIK
DC Input Diode Current
IOK
DC Output Diode Current
Value
IO
DC Output Source/Sink Current
ICC
DC Supply Current per Supply Pin
IGND
DC Ground Current per Ground Pin
TSTG
Storage Temperature
Conditions
0.5 to 7.0
0.5 to 7.0
0.5 to 7.0
0.5 to VCC 0.5
50
50
50
r50
r100
r100
65 to 150
Units
V
V
Output in 3-STATE
Output in HIGH or LOW State (Note 4)
VI GND
V
mA
VO GND
mA
VO ! VCC
mA
mA
mA
qC
Recommended Operating Conditions (Note 5)
Symbol
VCC
Parameter
VI
Input Voltage
VO
Output Voltage
IOH/IOL
Min
Max
Operating
2.0
3.6
Data Retention
1.5
3.6
Supply Voltage
Output Current
TA
Free-Air Operating Temperature
't/'V
Input Edge Rate, VIN
0.8V–2.0V, VCC
0
5.5
HIGH or LOW State
0
VCC
3-STATE
0
5.5
VCC
3.0V 3.6V
VCC
2.7V 3.0V
VCC
2.3V 2.7V
r12
r8
r4
3.0V
Units
V
V
V
mA
40
85
qC
0
10
ns/V
Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated
at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation.
Note 4: IO Absolute Maximum Rating must be observed.
Note 5: Unused pins (Inputs or I/O's) must be held HIGH or LOW. They may not Float.
DC Electrical Characteristics
Symbol
VIH
VIL
VOH
VOL
Parameter
Conditions
HIGH Level Input Voltage
LOW Level Input Voltage
HIGH Level Output Voltage
LOW Level Output Voltage
VCC
TA
(V)
Min
2.3 2.7
1.7
2.7 3.6
2.0
40qC to 85qC
Max
V
2.3 2.7
0.7
2.7 3.6
0.8
IOH
100 PA
2.3 3.6
VCC 0.2
IOH
4 mA
2.3
1.8
IOH
4 mA
2.7
2.2
IOH
6 mA
3.0
2.4
IOH
8 mA
2.7
2.0
IOH
12 mA
3.0
2.0
IOL
100 PA
2.3 3.6
0.2
IOL
4 mA
2.3
0.6
IOL
4 mA
2.7
0.4
IOL
6 mA
3.0
0.55
IOL
8 mA
2.7
0.6
IOL
12 mA
3.0
0.8
II
Input Leakage Current
0 d VI d 5.5V
2.3 3.6
r5.0
3-STATE I/O Leakage
0 d VO d 5.5V
2.3 3.6
r5.0
VIH or VIL
3
V
V
IOZ
VI
Units
V
PA
PA
www.fairchildsemi.com
74LCXR162245
Absolute Maximum Ratings(Note 3)
74LCXR162245
DC Electrical Characteristics
Symbol
(Continued)
Parameter
VCC
Conditions
TA
(V)
IOFF
Power-Off Leakage Current
VI or VO
ICC
Quiescent Supply Current
VI
5.5V
VCC or GND
3.6V d VI, VO d 5.5V (Note 6)
'ICC
Increase in ICC per Input
VIH
VCC 0.6V
40qC to 85qC
Min
Units
Max
PA
0
10
2.3 3.6
20
2.3 3.6
r20
2.3 3.6
500
PA
PA
Note 6: Outputs disabled or 3-STATE only.
AC Electrical Characteristics
TA
Symbol
Parameter
VCC
CL
40qC to 85qC, RL
3.3V r 0.3V
VCC
50 pF
CL
500:
2.7V
50 pF
VCC
CL
2.5V r 0.2
Min
Max
Min
Max
Min
Max
tPHL
Propagation Delay
1.5
5.3
1.5
6.0
1.5
6.4
tPLH
An to Bn or Bn to An
1.5
5.3
1.5
6.0
1.5
6.4
tPZL
Output Enable Time
1.5
7.3
1.5
8.0
1.5
9.5
1.5
7.3
1.5
8.0
1.5
9.5
1.5
6.4
1.5
6.9
1.5
7.7
1.5
6.4
1.5
6.9
1.5
7.7
tPZH
tPLZ
Output Disable Time
tPHZ
tOSHL
Output to Output Skew (Note 7)
1.0
tOSLH
Units
30 pF
ns
ns
ns
ns
1.0
Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH). Parameter guaranteed by design.
Dynamic Switching Characteristics
Symbol
VOLP
VOLV
Parameter
Quiet Output Dynamic Peak VOL
Quiet Output Dynamic Valley VOL
VCC
Conditions
TA
25qC
(V)
Typical
CL
50 pF, VIH
3.3V, VIL
0V
3.3
0.35
CL
30 pF, VIH
2.5V, VIL
0V
2.5
0.25
CL
50 pF, VIH
3.3V, VIL
0V
3.3
0.35
CL
30 pF, VIH
2.5V, VIL
0V
2.5
0.25
Units
V
V
Capacitance
Symbol
Parameter
Conditions
CIN
Input Capacitance
VCC
Open, V I
CI/O
Input/Output Capacitance
VCC
3.3V, V I
0V or VCC
CPD
Power Dissipation Capacitance
VCC
3.3V, V I
0V or VCC, f
www.fairchildsemi.com
4
0V or VCC
10 MHz
Typical
Units
7
pF
8
pF
20
pF
74LCXR162245
AC LOADING and WAVEFORMS Generic for LCX Family
FIGURE 1. AC Test Circuit (CL includes probe and jig capacitance)
Test
Switch
tPLH, tPHL
Open
tPZL, tPLZ
6V at VCC 3.3 r 0.3V
VCC x 2 at VCC 2.5 r 0.2V
tPZH,tPHZ
GND
Waveform for Inverting and Non-Inverting Functions
3-STATE Output High Enable and
Disable Times for Logic
Propagation Delay. Pulse Width and trec Waveforms
Setup Time, Hold Time and Recovery Time for Logic
trise and tfall
3-STATE Output Low Enable and
Disable Times for Logic
FIGURE 2. Waveforms
(Input Characteristics; f =1MHz, tR = tF = 3ns)
Symbol
VCC
3.3V r 0.3V
2.7V
2.5V r 0.2V
Vmi
1.5V
1.5V
VCC/2
Vmo
1.5V
1.5V
VCC/2
Vx
VOL 0.3V
VOL 0.3V
VOL 0.15V
Vy
VOH 0.3V
VOH 0.3V
VOH 0.15V
5
www.fairchildsemi.com
74LCXR162245
Schematic Diagram Generic for LCX Family
www.fairchildsemi.com
6
74LCXR162245
Physical Dimensions inches (millimeters) unless otherwise noted
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
Package Number MS48A
7
www.fairchildsemi.com
74LCXR162245 Low Voltage 16-Bit Bidirectional Transceiver with 5V Tolerant Inputs/Outputs and 26: Series
Resistors in the Outputs
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD48
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
2. A critical component in any component of a life support
device or system whose failure to perform can be reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
user.
www.fairchildsemi.com
www.fairchildsemi.com
8