* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Download Silego-design_testing_caspa_job fair_2015-1
Survey
Document related concepts
Transcript
2015 CASPA/SEMI High Tech Job Fair Silicon Valley April 18, 2015 (Sat) 10:00 AM - 4:00 PM Marriott Hotel, Santa Clara, CA 2700 Mission College Blvd, Santa Clara, CA 95054 About Silego Technology Silego Technology, Inc. is a fabless semiconductor company headquartered in Santa Clara, California with operations in Taiwan, and additional design/technology centers in China, Korea and Ukraine. Silego designs and sells highly configurable power, logic, and timing mixed signal IC products referred to as CMICs (Configurable Mixed-signal IC Products). The CMIC products integrate medium precision analog components, discrete digital logic, and passive components into highly configurable small, easy to use, low cost ICs. CMIC products provide customers the benefits of reduced system parts count, lower power consumption, less board space and reduced BOM costs. CMICs provide the flexibility of an FPGA and have similar pricing to ASICs without nonrecurring engineering costs, and long design cycles. Silego’s goal is to allow electronics manufacturers to integrate 30 components in 30 minutes for $0.30. Silego’s customers include many leading OEMs that manufacture and sell Personal Computers systems, data communication equipment, and consumer electronic devices. Silego was recognized in 2010 by Deloitte Technology Fast 50 Rising Star ranking as one of the fastest growing technology companies in Silicon Valley. New Job Positions for Broadcom Job search URL: http://www.silego.com/companymain/careers.html Circuit Design Engineer (Sr, Staff, Principle) (Santa Clara) We are looking for experienced analog/mixed-signal design engineer for developing complex configurable power, logic, and timing mixed signal IC products referred to as CMICs (Configurable Mixed-signal IC Products). The individual will take a role in defining and implementing the overall system architecture, designing transistor-level analog circuit blocks, simulating sub-system performance, creating and using behavioral models of the entire IC, overseeing chip integration, doing and/or supervising physical layout, verifying circuit and chip-level operation and performance, and assisting with tape-out related activities. The qualified designers also have good knowledge in semiconductor device physics and process technologies. BSEE required, MSEE preferred, with at 5~20 years of direct working experience. US citizens or PR prefer. Responsibilities: • Design of Analog and Mixed-Signal circuits, meeting their architectural requirements and specifications. • Contribute to the architectural definition of the design, and also to chip integration • Perform the necessary calculations, design and verification simulations to ensure building blocks meet specifications, at the schematic level and after post layout extraction. • Work closely with Layout Designers to ensure the layout is completed properly, using all known methods. • Document for assigned blocks, test and characterization report, and hold preliminary/final design reviews. • Actively participate in the chip bring up, evaluation and characterization, with emphasis on owned blocks • Address questions and issues related to his/her blocks raised by cross-functional personnel, such as Product, Characterization, Test, or Application Engineers. Requirements: • Knowledge of languages: Matlab, VerilogA, Verilog-D • Ability to oversee circuit layout for critical blocks • Fluent in design tools: Cadence(icfb, virtuoso), Calibre, Assura, Verilog, also in designing analog/mixed signal circuits: PLL, bandgap reference, OpAmp, regulator, combinational logic, dividers. RTL & logic design flow is a plus. Product Engineer (Santa Clara) We are looking for an experienced Product Engineer to support new product validation activities with 3~7 years applicable experience and/or associate degree in electrical engineering. Responsibilities: • Set up bench test environment; Construct automatic bench testing program by using LabView (LabView programming capability is a plus) • Perform new silicons’ validation tests and generate test reports • Able to coordinate/develop/execute bench testing tasks with designers, and work in a highly-efficient team-work environment Requirements: • Ability to understand electronic circuit diagram and semiconductor (IC) component datasheets • Experience in bench testing and debugging, and familiar with bench testing equipments • Fluent in Word, Excel, Power Point documents • Knowledge of ESD, Latch-up, quality stress tests • Good problem solving skill and self-motivated initiative Please send your résumé to ([email protected]) for Circuit designer, to [email protected] for product engineer, thanks.