* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Download c - dee @ poliba
Crystal radio wikipedia , lookup
Transistor–transistor logic wikipedia , lookup
Lumped element model wikipedia , lookup
Schmitt trigger wikipedia , lookup
Radio transmitter design wikipedia , lookup
Power electronics wikipedia , lookup
Immunity-aware programming wikipedia , lookup
Resistive opto-isolator wikipedia , lookup
Power MOSFET wikipedia , lookup
Flexible electronics wikipedia , lookup
Operational amplifier wikipedia , lookup
Negative-feedback amplifier wikipedia , lookup
Wien bridge oscillator wikipedia , lookup
Two-port network wikipedia , lookup
Integrated circuit wikipedia , lookup
Valve RF amplifier wikipedia , lookup
Opto-isolator wikipedia , lookup
Index of electronics articles wikipedia , lookup
Regenerative circuit wikipedia , lookup
RLC circuit wikipedia , lookup
Network analysis (electrical circuits) wikipedia , lookup
CMOS common-gate amplifier The CMOS common-gate amplifier: (a) circuit; (b) small-signal equivalent circuit; and (c) simplified version of the circuit in (b). D. De Venuto, Politecnico di Bari 0 The source follower The source follower: (a) circuit; (b) small-signal equivalent circuit; and (c) simplified version of the equivalent circuit. D. De Venuto, Politecnico di Bari 1 NMOS amplifier with an active load (a) NMOS amplifier with enhancement determination of the transfer characteristic; D. De Venuto, Politecnico di Bari load; (b) graphical 2 NMOS amplifier with an active load (2) (c) transfer characteristic. D. De Venuto, Politecnico di Bari 3 NMOS amplifier with a depletion load The NMOS amplifier with depletion load: (a) circuit; (b) graphical construction to determine the transfer characteristic; and (c) transfer characteristic. D. De Venuto, Politecnico di Bari 4 Small-signal equivalent circuit Small-signal equivalent circuit of incorporating the body effect of Q2. D. De Venuto, Politecnico di Bari the depletion-load amplifier, 5 The CMOS inverter (a) The CMOS inverter. (b) Simplified circuit schematic for the inverter. D. De Venuto, Politecnico di Bari 6 Operation of the CMOS inverter Operation of the CMOS inverter when v1 is high: (a) circuit with v1 = VDD (logic-1 level, or VOH); (b) graphical construction to determine the operating point; and (c) equivalent circuit. D. De Venuto, Politecnico di Bari 7 Operation of the CMOS inverter (2) Operation of the CMOS inverter when v1 is low: (a) circuit with v1 = 0V (logic-0 level, or VOL); (b) graphical construction to determine the operating point; and (c) equivalent circuit. D. De Venuto, Politecnico di Bari 8 Voltage transfer characteristic The voltage transfer characteristic of the CMOS inverter. D. De Venuto, Politecnico di Bari 9 Dynamic operation Dynamic operation of a capacitively loaded CMOS inverter: (a) circuit; (b) input and output waveforms; D. De Venuto, Politecnico di Bari 10 Dynamic operation (2) (c) trajectory of the operating point as the input goes high and C discharges through the QN; (d) equivalent circuit during the capacitor discharge. D. De Venuto, Politecnico di Bari 11 CMOS transmission gate The CMOS transmission gate. D. De Venuto, Politecnico di Bari 12 Transmission gate (2) Equivalent circuits for visualizing the operation of the transmission gate in the closed (on) position: (a) vA is positive; (b) vA is negative. D. De Venuto, Politecnico di Bari 13 High frequency equivalent model (a) High-frequency equivalent circuit model for the MOSFET; (b) the equivalent circuit for the case the source is connected to the substrate (body); (c) the equivalent circuit model of (b) with Cdb neglected (to simplify analysis). D. De Venuto, Politecnico di Bari 14 Short circuit current gain Determining the short-circuit current gain Io/Ii. D. De Venuto, Politecnico di Bari 15