Download Hot-wire chemical vapour deposition (HWCVD) is a promising

Survey
yes no Was this document useful for you?
   Thank you for your participation!

* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project

Document related concepts

Transistor wikipedia , lookup

Opto-isolator wikipedia , lookup

P–n diode wikipedia , lookup

Transcript
Fabrication, Characterisation and Modelling
of Nanocrystalline Silicon Thin-Film Transistors Obtained by
Hot-Wire Chemical Vapour Deposition
Summary of the thesis presented for the qualification of PhD by
Dosi Dosev
Directors:
Dr. Josep Pallarès
Dr. Joaquim Puigdollers
Tutor: Dr. Ramón Alcubilla
Hot-wire chemical vapour deposition (HWCVD) is a promising technique that permits
polycrystalline silicon films with grain size of nanometers to be obtained at high deposition
rates and low substrate temperatures. This material is expected to have better electronic
properties than the commonly used amorphous hydrogenated silicon (a-Si:H).
In this thesis, thin-film transistors (TFTs) were fabricated using nanocrystalline
hydrogenated silicon film (nc-Si:H), deposited by HWCVD over thermally oxidized silicon
wafer. The employed substrate temperature during the deposition process permits inexpensive
materials as glasses or plastics to be used for various applications in large-area electronics.
Chromium layer was evaporated over the nc-Si:H in order to form drain and source contacts.
Using photolithography techniques, two types of samples were fabricated. The first (simplified)
was with the chromium contacts directly deposited over the intrinsic nc-Si:H layer. Doped n+
layer was incorporated at the drain and source contacts in the second type of samples (complete
samples). The drain and source contacts were electrically separated employing dry etching to
remove the n+ doped layer between them. Dry etching was also employed to eliminate the ncSi:H between the TFTs and to isolate them electrically from each other. The incorporated n+
contact layer improved the performance of the TFTs.
The nc-Si:H TFTs were submitted under prolonged positive and negative gate bias
stress in order to study their stability. The threshold voltage increased under positive gate bias
stress and decreased under negative gate bias stress. After both positive and negative stresses,
the threshold voltage recovered its initial values without annealing. This behaviour indicated
that temporary charge trapping in the channel/gate insulator interface is the responsible process
for the device performance under stress. Measurements of space-charge limited current
confirmed that bulk states were not affected by the positive nor by negative stress.
Analysis of the activation energy and the density of states gave more detailed
information about the physical processes taking place during the stress. Typical drawback of the
nc-Si:H films grown by HWCVD with tungsten (W) filament is the bad quality of the bottom,
initially grown, interfacial layer. It is normally amorphous and porous. We assume that this
property of the nc-Si:H film is determining for charge trapping and the consecutive temporary
changes of the TFT’s characteristics. On the other hand, the absence of defect-state creation
during the gate bias stress demonstrates that the nc-Si:H films did not suffer degradation under
the applied stress conditions.
The electrical characteristics and the operational regimes of the nc-Si:H TFTs were
studied in details in order to obtain the best possible fit using the Spice models for a-Si:H and
poly-Si TFTs existing until now. The analysis of the transconductance gm showed behaviour
typical for a-Si:H TFTs at low gate voltages. In contrast, at high gate voltages unexpected
increasing of gm was observed, as in poly-Si TFTs. Therefore, it was impossible to fit the
transfer and output characteristics with the a-Si:H TFT model neither with poly-Si TFT model.
Numerical simulations performed by means of Silvaco’s Atlas showed that the reason
for this behaviour is the density of acceptor-like states, which situates the properties of nc-Si:H
TFTs between the amorphous and the polycrystalline transistors. Analysis of the concentrations
of the free and the trapped carriers in nc-Si:H layer showed that nc-Si:H operates in transitional
regime between above-threshold and crystalline-like regimes. This transitional regime was
predicted earlier, but not experimentally observed until now. Finally, we introduced new
equations and three new parameters into the existing a-Si TFTs model in order to account for
the transitional regime. The new proposed model permits the shapes of the transconductance,
the transfer and the output characteristics to be modelled accurately.
Doctorand:
/ Dosi Dosev /
Related documents
W. Rieutort-Louis, J. Sanz-Robinson, J.C. Sturm, S. Wagner, and N. Verma, "Thin-film Transistors and Circuit-design Styles for Scalable Control and Access Functionality over Sensor Arrays on Plastic", MRS Meeting (APR 2012).
W. Rieutort-Louis, J. Sanz-Robinson, J.C. Sturm, S. Wagner, and N. Verma, "Thin-film Transistors and Circuit-design Styles for Scalable Control and Access Functionality over Sensor Arrays on Plastic", MRS Meeting (APR 2012).
A.Z. Kattamis, R.J. Holmes, I.-C. Cheng, K. Long, J.C. Sturm, S.R. Forrest, S. Wagner, "High mobility nanocrystalline silicon transistors on clear plastic substrates," IEEE Elec. Dev. Lett. EDL-27, pp. 49-51 (2006).
A.Z. Kattamis, R.J. Holmes, I.-C. Cheng, K. Long, J.C. Sturm, S.R. Forrest, S. Wagner, "High mobility nanocrystalline silicon transistors on clear plastic substrates," IEEE Elec. Dev. Lett. EDL-27, pp. 49-51 (2006).
W. Rieutort-Louis, R. Shidachi, Y. Afsar, J.C. Sturm, N. Verma, T. Someya, and S. Wagner, "Representative Flicker Noise Measurements for Low-temperature Amorphous Silicon, Organic, and Zinc Oxide Thin-film Transistors", Int'l Thin-Film Transistor Conf. (ITC) (FEB 2015).
W. Rieutort-Louis, R. Shidachi, Y. Afsar, J.C. Sturm, N. Verma, T. Someya, and S. Wagner, "Representative Flicker Noise Measurements for Low-temperature Amorphous Silicon, Organic, and Zinc Oxide Thin-film Transistors", Int'l Thin-Film Transistor Conf. (ITC) (FEB 2015).
W. Rieutort-Louis, Y. Hu, L. Huang, J. Sanz Robinson, S. Wagner, N. Verma, and J.C. Sturm, "Effect of Low-Temperature TFT Processing on Power Delivery from Thin-Film Power Electronics on Flexible Substrates", Materials Research Society Meeting (MRS) (APR 2013).
W. Rieutort-Louis, Y. Hu, L. Huang, J. Sanz Robinson, S. Wagner, N. Verma, and J.C. Sturm, "Effect of Low-Temperature TFT Processing on Power Delivery from Thin-Film Power Electronics on Flexible Substrates", Materials Research Society Meeting (MRS) (APR 2013).
Slides - Jung Y. Huang
Slides - Jung Y. Huang
1. Introduction
1. Introduction
osce_interpretingtfts - OSCE-Aid
osce_interpretingtfts - OSCE-Aid
B. Hekmatshoar, S. Wagner and J.C. Sturm, "Tradeoff regimes of lifetime in amorphous silicon thin-film transistors and a universal lifetime comparison framework," Appl. Phys. Lett. 95, pp. 143504-3 (2009).
B. Hekmatshoar, S. Wagner and J.C. Sturm, "Tradeoff regimes of lifetime in amorphous silicon thin-film transistors and a universal lifetime comparison framework," Appl. Phys. Lett. 95, pp. 143504-3 (2009).
K.H. Cherenack, A.Z. Kattamis, B.Hekmatshoar, J.C. Sturm, and S. Wagner, "Amorphous-Silicon Thin-Film Transistors Fabricated at 300C on a Free-Standing Foil Substrate of Clear Plastic," IEEE Elec. Dev. Lett. EDL-28, pp. 1004-1006 (2007).
K.H. Cherenack, A.Z. Kattamis, B.Hekmatshoar, J.C. Sturm, and S. Wagner, "Amorphous-Silicon Thin-Film Transistors Fabricated at 300C on a Free-Standing Foil Substrate of Clear Plastic," IEEE Elec. Dev. Lett. EDL-28, pp. 1004-1006 (2007).
J.C. Sturm, B. Hekmatshoar, K. Cherenack, S. Wagner, "Enabling Mechanisms for a-Si TFT's with 100-year Lifetimes Compatible with Clear Plastic Substrates," Proceedings of the 5th International Thin Film Transistor (TFT) Conference, Ècole Polytechnique, Massy-Palaiseau, France MARCH (2009)
J.C. Sturm, B. Hekmatshoar, K. Cherenack, S. Wagner, "Enabling Mechanisms for a-Si TFT's with 100-year Lifetimes Compatible with Clear Plastic Substrates," Proceedings of the 5th International Thin Film Transistor (TFT) Conference, Ècole Polytechnique, Massy-Palaiseau, France MARCH (2009)
Y.F. Huang, B. Hekmatshoar, S. Wagner, J.C. Sturm, "Top-gate amorphous silicon TFT with self-aligned silicide source/drain and high mobility," IEEE Elec. Dev. Lett. EDL-29, pp. 737-739 (2008).
Y.F. Huang, B. Hekmatshoar, S. Wagner, J.C. Sturm, "Top-gate amorphous silicon TFT with self-aligned silicide source/drain and high mobility," IEEE Elec. Dev. Lett. EDL-29, pp. 737-739 (2008).
P6 Electricity for Gadgets
P6 Electricity for Gadgets
Transparent Current Mirrors Using a-GIZO TFTs: Simulation
Transparent Current Mirrors Using a-GIZO TFTs: Simulation
CPU on a Glass Substrate Using CG Silicon TFT
CPU on a Glass Substrate Using CG Silicon TFT
M. Wu, X.Z. Bo, J.C. Sturm, S. Wagner, "Complementary metal-oxide-semiconductor thin-film transistor circuits from a high-temperature polycrystalline silicon process on steel foil substrates," IEEE Trans. Elec. Dev. TED-49, pp. 1993-2000 (2002).
M. Wu, X.Z. Bo, J.C. Sturm, S. Wagner, "Complementary metal-oxide-semiconductor thin-film transistor circuits from a high-temperature polycrystalline silicon process on steel foil substrates," IEEE Trans. Elec. Dev. TED-49, pp. 1993-2000 (2002).
hot wire CVD TFTs with high deposition rate silicon nitride
hot wire CVD TFTs with high deposition rate silicon nitride
FUNDAMENTAL AND APPLIED ASPECTS OF ELECTRONICS
FUNDAMENTAL AND APPLIED ASPECTS OF ELECTRONICS
Binary Logic
Binary Logic
TFT - Bahnhof
TFT - Bahnhof
Intro to Algebra 1
Intro to Algebra 1
Name : Luo Xue Yi (14) 3D Silicon is a chemical element
Name : Luo Xue Yi (14) 3D Silicon is a chemical element
Lab Guide - inst.eecs.berkeley.edu - University of California, Berkeley
Lab Guide - inst.eecs.berkeley.edu - University of California, Berkeley