Survey
* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Department of Electrical and Electronics Engineering PROJECTS AVAILABLE FOR SEMESTER II (2016-2017) Name of the faculty: Prof. Navneet Gupta Area of project: 1) Design and Optimization of Radar Absorbing Materials (RAM) using Particle Swarm Optimization (PSO). 2) Bacterial Foraging Optimization for Metamaterial Antennas. 3) Organic Thin Film Transistors: Material Issues and Challenges Type of project: Design, Study, Skill set required: For Topic 1: Knowledge of Electromagnetics. For Topic 2: Knowledge of Electromagnetics and Antenna Design For Topic 3: Knowledge of Electronic Devices. Name of the faculty – Dr. Anu Gupta Title of project 1) Application of logical effort technique to pass transistor logic 2) Design of CMOS TERNARY CIRCUITS 3) High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels 4) Design of RBB analog signal processing circuits in sub threshold region 5) Design of multipliers in sub threshold region using body bias technique 6) Design of A High Slew-Rate Push–Pull Output Amplifier for Low-Quiescent Current Low-Dropout Regulators With Transient-Response Improvement 7) Design of CMOS TERNARY CIRCUITS 8) Design Of Low Voltage Low Power Self Biased Cmos Current Reference (REF---http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=1396402 9) A novel CMOS operational transconductance amplifier based on a mobility compensation technique 10) Analysis and Design of Mixed-Mode Operation for Noninverting Buck–Boost DC– DC Converters 11) Analysis and Design of an Ultrabroadband Stacked Power Amplifier in CMOS Technology 12) Power supply rejection ratio in operational transconductance amplifiers 13) Study, analysis and characterization of Coupling noise in interconnects in scaled VLSI technologies 14) Study and analysis of noise margin for digital logic design in subthreshold region Type of project - Research practice /Special/ Design/ LOP/ SOP. Birla Institute of Technology & Science, Pilani Pilani Campus, Vidya Vihar Pilani 333031, Rajasthan, India Tel: Fax: Web: +91 1596 245073 +91 1596 244183 www.pilani.bits-pilani.ac.in Department of Electrical and Electronics Engineering Name of the faculty: Dr. Praveen Kumar AV Area of project: 1) Microwave antennas for non-destructive testing, Wideband- directional antennas, 2) RF cavity designs for shaped field profiles, 3) Electromagnetic modeling of high speed circuit boards Type of project: Design, Laboratory, Research practice projects. Required background : Electromagnetic theory, Communication systems, Circuits and systems Name of the faculty: Dr. Rahul Singhal Area of project 1) Design and simulation of photonic devices 2) Simulation of free space optical communication test bed 3) Design of UWB antennas Type of project: Design, Laboratory, Research practice projects. Required background: Fiber optic and optoelectronics, Communication systems, antenna theory Name of the faculty – Dr. Pawan K. Ajmera Title of project – 1) Signal Processing in Biometrics and Multimodal Biometrics: Identifying person from their physiological or behavioral characteristics (eg.: Speaker Recognition, Face Recognition, Fingerprint Recognition, etc.) .Type of project: Design, Study, Laboratory, Special, Reading course, Research practice projects. Requirement: Prior knowledge of signals and systems, signal processing and MATLAB are required. Chamber number: 2146 K Name of the faculty: Dr. Sainath Bitragunta Project Areas – 1) 2) 3) 4) 5) Device-to-Device (D2D) wireless communication (RP) Cognitive radio systems (RP) Energy harvesting wireless systems (RP/SOP) Cooperative communication systems (RP/SOP) Modern satellite communication systems (SOP) Birla Institute of Technology & Science, Pilani Pilani Campus, Vidya Vihar Pilani 333031, Rajasthan, India Tel: Fax: Web: +91 1596 245073 +91 1596 244183 www.pilani.bits-pilani.ac.in Department of Electrical and Electronics Engineering Requirement: Knowledge of digital communication, probability, MATLAB is expected Name of the faculty: Mr. Kavindra Kandpal Area of project: 1) Design of OLED pixel driver circuitry using Oxide based Thin Film Transistor 2) Design and Simulation of Top gate, bottom gate and dual gate Thin Film Transistor 3) Design of CMOS analog Circuits; modulator, amplifier, Schmitt trigger, BGR, 4) Design of ADCs in UMC 90nm technology 5) Design of second order sigma delta Modulator in UMC 90nm for biomedical signals 6) Material selection for optoelectronic devices Type of project: Design/ Research Practice/ LOP/ SOP Requirements: Project 1) needs students who are highly motivated in emerging area of Display Electronics, Digital Integrated Circuit. Project 2) requires strong command in SILVACO tool, and good understanding of Semiconductor Devices and SPICE, Projects 3) & 4) requires the genuine interest in analog circuit design, Project 5) requires good knowledge of MATLAB and analog VLSI design. Chamber no.: 2243 C Name of the faculty: Mr. Karri Babu Ravi Teja Area of Project: 1) Design and implementation of RF energy Harvesting circuits. (LOP/DOP) Knowledge of CMOS analog circuit design, Cadence Tools. 2) Design and analysis of digital/analog circuits using advanced device technologies. (DOP/LOP)Knowledge of Digital VLSI Design, SPICE 3) Implementation of video compression standards on FPGA. (RP) Type of Project: LOP/ DOP/ RP Chamber no.: 2239 Birla Institute of Technology & Science, Pilani Pilani Campus, Vidya Vihar Pilani 333031, Rajasthan, India Tel: Fax: Web: +91 1596 245073 +91 1596 244183 www.pilani.bits-pilani.ac.in