Survey
* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Resistive opto-isolator wikipedia , lookup
Power over Ethernet wikipedia , lookup
Current source wikipedia , lookup
Alternating current wikipedia , lookup
Solar micro-inverter wikipedia , lookup
Switched-mode power supply wikipedia , lookup
Mercury-arc valve wikipedia , lookup
Integrating ADC wikipedia , lookup
Opto-isolator wikipedia , lookup
Two Photon Source 5 July 2006 A.S. Port Mapping for RCM3200 Port ==== PA0-7 PB0 PB2 PB3 PB4 PB5 PB6 PB7 PC0 PC1 PC2 PC3 PC4 PC5 PC6-7 PD0 PD2-3 PD4-5 PD6-7 PE0 PE1 PE2 PE3 PE4 PE5 PE6 PE7 PF0-7 PG0-3 PG4 PG5 PG6 PG7 I/O === O O O O O O O O I O I O I O I O O O I I/O I/O O O O O Function ================================================= Reserved for ethernet /ECL_CURRENT_CS, DAC, 12-bit, 0 to 140mA /ECL_TEC_EN, low enables TEC /ECL_PIEZO_CS, DAC, 12-bit, +63.3 to 0V /ECL_NARROW_MODE, high enables the active cavity correction to reduce noise /INJ_CURRENT_CS, DAC, 12-bit, 0 to 140mA /INJ_TEC_EN, low enables TEC SCAN_EN, high adds a 1mA load to all piezo supplies to increase -dV/dt for scanning /SCAN_X_CS, DAC, 12-bit, X-axis output to 'scope, for scanning SW1, front panel switch, bit 0 /SCAN_Y_CS, DAC, 12-bit, Y-axis output to 'scope, for scanning SW1, front panel switch, bit 1 SCLK, serial clock for all DACS SW1, front panel switch, bit 2 Reserved for programming port, J3 Reserved for ethernet Reserved for ethernet Reserved for ethernet, maybe, so do not use Reserved for ethernet Reserved for ethernet /CONV, ADC, start conversion Reserved (for ?) BUSY, ADC, high during a conversion /RD, ADC read enable /WR, ADC write enable /CS, ADC chip select SW1, front panel switch, bit 3 Data bus, bits 0-7 Data bus, bits 8-11 SDATA, serial data for all DACs /DN_HTR_EN, low enables the heater on the down conversion crystal /CS_DOWN, DAC, 12-bit, +63.3 to 0V /CS_UP, DAC, 12-bit, +63.3 to 0V ADC Channels ADC === 0 1 2 3 All are 12-bit Description ================================= ECL photodiode ECL TEC current (0 to 7.35A, limited to about 1.5A) ECL temperature (+29.5° to +1.6°) Injection laser TEC current (0 to 7.35A, limited to about 1.5A) 4 5 6 7 Injection laser temperature (+29.5° to +1.6°) Up converter photodiode Down converter photodiode Front panel 10-turn pot DAC Channels DAC === 0 1 2 3 4 5 6 Byte === 0-15 16 17 17.0 17.1 17.2 17.3 17.4 17.5-7 18-19 20-21 22-23 24-25 26-27 28-29 30-31 All are 12-bit Description ================================= ECL laser current (0 to +80mA) ECL piezo voltage (+63.3 to 0V) Injection laser current (0 to +80mA) Up converter piezo voltage (+63.3 to 0V) Down converter piezo voltage (+63.3 to 0V) X-axis (0 to +4.095V) Y-axis (0 to +4.095V) Status Byte 32 bytes, once a second Description ================================= ADC channels 0-7, two bytes per channels (4 MSB of MS byte are zeros) unused Status byte as follows (logic “1” indicates on): ECL TEC status Injection laser TEC status Scan loads enabled status Down converter heater status ECL line narrowing status unused, currently all zeros ECL current DAC setting (for all DACs, 4 MSB of MS byte are zeros) ECL piezo DAC setting Injection laser current DAC setting Up converter piezo DAC setting Down converter piezo DAC setting X-axis output DAC setting Y-axis output DAC setting Back Panel Connectors Pin === 1 2 3 4 5 ECL ============= Laser Anode* Laser Cathode* TEC + TEC Thermister Injection Laser ============= Laser Anode* Laser Cathode* TEC+ TECThermister Up/Down Cavities ============= Up Piezo+ Up PiezoDown Piezo+ Down PiezoDown thermister 6 Thermister Thermister 7 Piezo+ 8 Piezo9 * Add 22uF tantalum capacitor anode to cathode. Down thermister Down heater Down heater