• Study Resource
  • Explore Categories
    • Arts & Humanities
    • Business
    • Engineering & Technology
    • Foreign Language
    • History
    • Math
    • Science
    • Social Science

    Top subcategories

    • Advanced Math
    • Algebra
    • Basic Math
    • Calculus
    • Geometry
    • Linear Algebra
    • Pre-Algebra
    • Pre-Calculus
    • Statistics And Probability
    • Trigonometry
    • other →

    Top subcategories

    • Astronomy
    • Astrophysics
    • Biology
    • Chemistry
    • Earth Science
    • Environmental Science
    • Health Science
    • Physics
    • other →

    Top subcategories

    • Anthropology
    • Law
    • Political Science
    • Psychology
    • Sociology
    • other →

    Top subcategories

    • Accounting
    • Economics
    • Finance
    • Management
    • other →

    Top subcategories

    • Aerospace Engineering
    • Bioengineering
    • Chemical Engineering
    • Civil Engineering
    • Computer Science
    • Electrical Engineering
    • Industrial Engineering
    • Mechanical Engineering
    • Web Design
    • other →

    Top subcategories

    • Architecture
    • Communications
    • English
    • Gender Studies
    • Music
    • Performing Arts
    • Philosophy
    • Religious Studies
    • Writing
    • other →

    Top subcategories

    • Ancient History
    • European History
    • US History
    • World History
    • other →

    Top subcategories

    • Croatian
    • Czech
    • Finnish
    • Greek
    • Hindi
    • Japanese
    • Korean
    • Persian
    • Swedish
    • Turkish
    • other →
 
Profile Documents Logout
Upload
Static Voltage Stability Analysis of a Power System
Static Voltage Stability Analysis of a Power System

12-Bit Input-Buffered 80 MSPS ADC with JESD204A Output Interface
12-Bit Input-Buffered 80 MSPS ADC with JESD204A Output Interface

... The ADS61JB23 operates in parallel interface mode when a suitable voltage is applied on the MODE pin as described in Table 4. In parallel interface mode, the SEN, SDATA, SCLK, and SDOUT pins function differently compared to serial interface mode. In this mode, the SEN_FALIGN_IDLE and SCLK_SERF0_SCR ...
LED panel to select- Advertising light boxes LED backlight -...
LED panel to select- Advertising light boxes LED backlight -...

LM2621 Low Input Voltage, Step-Up DC
LM2621 Low Input Voltage, Step-Up DC

MAX5253 +3V, Quad, 12-Bit Voltage-Output DAC with Serial Interface __________________General Description
MAX5253 +3V, Quad, 12-Bit Voltage-Output DAC with Serial Interface __________________General Description

... the reference inputs enter a high-impedance state. The serial interface remains active. Data in the input registers is retained in shutdown, allowing the MAX5253 to recall the output states prior to entering shutdown. Exit shutdown mode by either recalling the previous configuration or by updating t ...
74CBTLV3257 1. General description Quad 1-of-2 multiplexer/demultiplexer
74CBTLV3257 1. General description Quad 1-of-2 multiplexer/demultiplexer

... allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. When pin OE = LOW, one of the two switches is selected (low-impedance ON-state) with pin S. When pin OE = HIGH, all switches are in the high-impedance OFF-state, independent of pin ...
Product Specification Thermal Print Head Model: MO-S2-8-5A2
Product Specification Thermal Print Head Model: MO-S2-8-5A2

... least) one driver-IC. The “Hist 3” signal of the internal TDHC, however, overwrites “Strobe” on each individual driver output position. Whenever the polarity of “Hist 3” is “high” for one output, the respective dot is “Off”, or vice versa, whenever the polarity of “Hist 3” is “low”, all respective “ ...
quad power supply - Electronix Express
quad power supply - Electronix Express

... the latest international safety standards, the meter’s dedicated chip and microprocessor allow programmable high/low limits or pre-programmed standard capacitor tolerances, making it ideal for measuring values, inspection, sorting capacitors and testing capacitors against standard tolerances. Option ...
Experiment 5 - Portal UniMAP
Experiment 5 - Portal UniMAP

... potential difference provided by the power supply will be varied to obtain a fullscale deflection of the pointer of the galvanometer. The voltage (VFS) required to obtain full-scale deflection will be recorded, without changing the applied voltage (VFS), Add a shunt resistor (RS) in parallel with th ...
UCC25230 - Texas Instruments
UCC25230 - Texas Instruments

60942 / 62 Decoder Manual
60942 / 62 Decoder Manual

... your specialty dealer about this. If you want to retrofit your locomotive or powered rail car with LEDs, the cathodes (-) on the LED are connected to the light output on the decoder. Don’t forget series resistors! The anodes (+) are connected to the common wire (blue). The common ground return (blue ...
Power MOSFET 100 Amps, 100 Volts
Power MOSFET 100 Amps, 100 Volts

... controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator. The published capacitance data is difficult to use for calculating rise and fall because drain−gate capacitance varies greatly with applied v ...
Ancillary Protective and Control Functions Common to - pes-psrc
Ancillary Protective and Control Functions Common to - pes-psrc

... or manual backup to this automated control may be included. One example is the automation of switching of a shunt capacitor bank to control local voltage. A relay that is applied to protect the capacitor bank can also measure the bus voltage, make a control determination, and initiate switching. Thi ...
Features Description Pin Configuration PI6CG18401
Features Description Pin Configuration PI6CG18401

Digitax ST Tech Data Iss2.book
Digitax ST Tech Data Iss2.book

... products throughout their life cycle. To this end, we operate an Environmental Management System (EMS) which is certified to the International Standard ISO 14001. Further information on the EMS, our Environmental Policy and other relevant information is available on request, or can be found at www.g ...
Read operation performance of large selectorless cross
Read operation performance of large selectorless cross

this PDF file - European Scientific Journal
this PDF file - European Scientific Journal

... ADCs are rarely used alone, but are often included in more elaborate systems. The performance of the ADCs will affect the performance of the system where it is included and the precision with which the ADC parameters are known is necessary to compute the precision of the final result of the system u ...
CMOS high-speed dual-modulus frequency divider for RF frequency
CMOS high-speed dual-modulus frequency divider for RF frequency

... A conventional synchronous sequential circuit consists of some edge-triggered D-type flip-flops which are all clocked with the same signal. There may be combinational circuits between the flip-flops. Fig. 2(a) shows the configuration of a sequential circuit cell, a flip-flop, and its following combi ...
Lecture 19
Lecture 19

... internal machine voltages; then apply fault and solve directly Superposition: Fault is represented by two opposing voltage sources; solve system by superposition • first voltage just represents the prefault operating point • second system only has a single voltage source ...
74CBTLV3253 1. General description Dual 1-of-4 multiplexer/demultiplexer
74CBTLV3253 1. General description Dual 1-of-4 multiplexer/demultiplexer

... common select inputs (S0, S1) and two output enable inputs (1OE, 2OE). The low ON resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. When pin nOE = LOW, one of the four switches is selected (low-impedance O ...
PremiSys - IDenticard
PremiSys - IDenticard

... Input Voltage - 12 VDC ± 10%,150mA peak (plus reader current), 110mA (plus reader current) nominal Card Reader Power - 12 VDC ± 10%(input voltage passed through) 2 Form C, SPDT Relays - K1: 5 A at 28 VDC, K2: 1 A at 28 VDC 2 input points - end-of-line (EOL) resistors, 1K/2K ohm1%, ¼ watt standard 1 ...
DS18S20 - Part Number Search
DS18S20 - Part Number Search

... the scratchpad to EEPROM. This can be accomplished by using a MOSFET to pull the bus directly to the rail as shown in Figure 6. The 1-Wire bus must be switched to the strong pullup within 10µs (max) after a Convert T [44h] or Copy Scratchpad [48h] command is issued, and the bus must be held high by ...
Assembly and Checkout - StoutWare Engineering
Assembly and Checkout - StoutWare Engineering

... Integrated circuits (ICs) can be packaged in many ways. Most of the ICs for this kit are packaged in dual in-line package (DIP) form. The leads of ICs are often referred to as ‘pins’, especially when they extend away from the package. ICs have a specific orientation in a circuit. The standard way of ...
Starting Review Starting Review Simple Reduced Current Simple
Starting Review Starting Review Simple Reduced Current Simple

PWM5032 RadHard High Speed PWM Controller (3/15)
PWM5032 RadHard High Speed PWM Controller (3/15)

... i) If the application requires the outputs to be off during power-up conditions, the VCC must be turned on before DRVP. b) If DRVP is applied before the VCC, the output will go to the potential on DRVP. 3) For protection against inadvertent over/undervoltages, the chip’s input pins are diode clamped ...
< 1 ... 481 482 483 484 485 486 487 488 489 ... 1306 >

Immunity-aware programming

When writing firmware for an embedded system, immunity-aware programming refers to programming techniques which improve the tolerance of transient errors in the program counter or other modules of a program that would otherwise lead to failure. Transient errors are typically caused by single event upsets, insufficient power, or by strong electromagnetic signals transmitted by some other ""source"" device.Immunity-aware programming is an example of defensive programming and EMC-aware programming. Although most of these techniques apply to the software in the ""victim"" device to make it more reliable, a few of these techniques apply to software in the ""source"" device to make it emit less unwanted noise.
  • studyres.com © 2026
  • DMCA
  • Privacy
  • Terms
  • Report