• Study Resource
  • Explore Categories
    • Arts & Humanities
    • Business
    • Engineering & Technology
    • Foreign Language
    • History
    • Math
    • Science
    • Social Science

    Top subcategories

    • Advanced Math
    • Algebra
    • Basic Math
    • Calculus
    • Geometry
    • Linear Algebra
    • Pre-Algebra
    • Pre-Calculus
    • Statistics And Probability
    • Trigonometry
    • other →

    Top subcategories

    • Astronomy
    • Astrophysics
    • Biology
    • Chemistry
    • Earth Science
    • Environmental Science
    • Health Science
    • Physics
    • other →

    Top subcategories

    • Anthropology
    • Law
    • Political Science
    • Psychology
    • Sociology
    • other →

    Top subcategories

    • Accounting
    • Economics
    • Finance
    • Management
    • other →

    Top subcategories

    • Aerospace Engineering
    • Bioengineering
    • Chemical Engineering
    • Civil Engineering
    • Computer Science
    • Electrical Engineering
    • Industrial Engineering
    • Mechanical Engineering
    • Web Design
    • other →

    Top subcategories

    • Architecture
    • Communications
    • English
    • Gender Studies
    • Music
    • Performing Arts
    • Philosophy
    • Religious Studies
    • Writing
    • other →

    Top subcategories

    • Ancient History
    • European History
    • US History
    • World History
    • other →

    Top subcategories

    • Croatian
    • Czech
    • Finnish
    • Greek
    • Hindi
    • Japanese
    • Korean
    • Persian
    • Swedish
    • Turkish
    • other →
 
Profile Documents Logout
Upload
System Architecture and Component Evaluation for ESTCube
System Architecture and Component Evaluation for ESTCube

74VHC4046 CMOS Phase Lock Loop
74VHC4046 CMOS Phase Lock Loop

... PLL into lock with 0 phase difference between the VCO output and the signal input positive waveform edges. Figure 6 shows some typical loop waveforms. First assume that the signal input phase is leading the comparator input. This means that the VCO’s frequency must be increased to bring its leading ...
Charge Equalization Based-on Three-Level NPC Converter
Charge Equalization Based-on Three-Level NPC Converter

... every battery within the pack is highly charged and to allow the lowest-capacity battery to meet high-capacity needs. However, this method leads to the risk of gas seepage in higher-capacity batteries. Consumable charge equalization schemes [4] connect a charge equalizer to each battery in a battery ...
Voltage Reducing Devices
Voltage Reducing Devices

... instruments capable of measuring voltage against time, is necessary for these tests. 2. INTRODUCTION An improvement opportunity exists within the mining industry with respect to verification of the correct functioning of VRDs. VRDs are a safety enhancement that has been available to the industry sin ...
File lm3875t | allcomponents.ru
File lm3875t | allcomponents.ru

... made entirely to keep the die temperature at a level such that the thermal protection circuitry does not operate under normal circumstances. The heat sink should be chosen to dissipate the maximum IC power for a given supply voltage and rated load. With high-power pulses of longer duration than 100 ...
12-Bit, High-Speed, Low Power Sampling Analog-to
12-Bit, High-Speed, Low Power Sampling Analog-to

... The internal reference is connected to the VREF pin and to the internal buffer via a 10kΩ series resistor. Thus, the reference voltage can easily be overdriven by an external reference voltage. The voltage range for the external voltage is 2.3V to 2.9V, corresponding to an analog input range of 2.3V ...
TS555
TS555

... The circuit triggers on a negative-going input signal when the level reaches 1/3 VCC. Once triggered, the circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by t = 1.1 R x C. Since the charg ...
A MODEL OF VOLTAGE IN A RESISTOR CIRCUIT AND AN RC
A MODEL OF VOLTAGE IN A RESISTOR CIRCUIT AND AN RC

... Definition 1.7 (Parallel). A parallel circuit is a circuit in which the voltage across each of the components is the same, and the total current is the sum of the currents through each component. In a parallel circuit, the elements are not connected linearly; instead, if there are two resistors, for ...
A Reconfigurable Low-Noise Dynamic Comparator with Offset
A Reconfigurable Low-Noise Dynamic Comparator with Offset

... CMOS process with 1.2V supply and the chip photo is shown in Fig 8. The area of clock generator and calibration logic, and comparator are 970μm2 and 360μm2, respectively. In the testing bench, the measurement of the input noise sigma was obtained by counting the bit error rate of the comparator outp ...
APPLIED ELECTRONICS Outcome 2
APPLIED ELECTRONICS Outcome 2

Fully differential amplifiers
Fully differential amplifiers

... the complex pole pair from the MFB stage, or it can simply be placed above the frequencies of interest. The proper VCM is provided as an output by some ADCs with differential inputs. Typically, all that needs to be done is to provide bypass capacitors—0.1 µF and/or 0.01 µF. If ...
IM2 - FOE
IM2 - FOE

pth05010w.pdf
pth05010w.pdf

... The specification table gives the preferred resistor values for a number of standard output voltages. ...
LM3875.pdf
LM3875.pdf

... heat sink design and the mounting of the IC to the heat sink. For the design of a heat sink for your audio amplifier application refer to the Determining the Correct Heat Sink section. Since a semiconductor manufacturer has no control over which heat sink is used in a particular amplifier design, we ...
Xilinx® Spartan® 6 Power Reference Design with TPS650250
Xilinx® Spartan® 6 Power Reference Design with TPS650250

AEM10940 - E-peas
AEM10940 - E-peas

Fully differential amplifiers
Fully differential amplifiers

AD8251 数据手册DataSheet 下载
AD8251 数据手册DataSheet 下载

... The AD8251 is an instrumentation amplifier with digitally programmable gains that has GΩ input impedance, low output noise, and low distortion, making it suitable for interfacing with sensors and driving high sample rate analog-to-digital converters (ADCs). It has a high bandwidth of 10 MHz, low THD ...
EE2003 Circuit Theory
EE2003 Circuit Theory

MAX1437B Octal, 12-Bit, 50Msps, 1.8V ADC with Serial LVDS Outputs General Description
MAX1437B Octal, 12-Bit, 50Msps, 1.8V ADC with Serial LVDS Outputs General Description

... fully differential signal path. This ADC is optimized for low-power and high-dynamic performance in medical imaging instrumentation and digital communications applications. The MAX1437B operates from a 1.8V single supply and consumes only 768mW (96mW per channel) while delivering a 70.2dB (typ) sign ...
EE2003 Circuit Theory
EE2003 Circuit Theory

...  The capacitor stores its energy in an electric field, whereas an inductor stores its energy in a magnetic filed.  They both oppose changes in a variable in a circuit. The capacitor opposes changes in voltage, whereas the inductor opposes changes in ...
FSEZ1317A Primary-Side-Regulation PWM with POWER MOSFET Integrated FSEZ1317A — Prima
FSEZ1317A Primary-Side-Regulation PWM with POWER MOSFET Integrated FSEZ1317A — Prima

... Typical Performance Characteristics (Continued) ...
Manual - Precision Digital
Manual - Precision Digital

... PDA1500 can drive outputs even when no high voltage inputs are present. The outputs are user selectable for high or low states when voltage is present at the inputs. Cascade mode is ideal for monitoring signals that can result in cascading or subsequent failures. This mode monitors the point of fail ...
Multilevel Operation and Input Power Balancing for a Dual Two
Multilevel Operation and Input Power Balancing for a Dual Two

Series and Parallel circuits
Series and Parallel circuits

< 1 ... 284 285 286 287 288 289 290 291 292 ... 661 >

Integrating ADC



An integrating ADC is a type of analog-to-digital converter that converts an unknown input voltage into a digital representation through the use of an integrator. In its most basic implementation, the unknown input voltage is applied to the input of the integrator and allowed to ramp for a fixed time period (the run-up period). Then a known reference voltage of opposite polarity is applied to the integrator and is allowed to ramp until the integrator output returns to zero (the run-down period). The input voltage is computed as a function of the reference voltage, the constant run-up time period, and the measured run-down time period. The run-down time measurement is usually made in units of the converter's clock, so longer integration times allow for higher resolutions. Likewise, the speed of the converter can be improved by sacrificing resolution.Converters of this type can achieve high resolution, but often do so at the expense of speed. For this reason, these converters are not found in audio or signal processing applications. Their use is typically limited to digital voltmeters and other instruments requiring highly accurate measurements.
  • studyres.com © 2026
  • DMCA
  • Privacy
  • Terms
  • Report