* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Download C S U
Survey
Document related concepts
Pulse-width modulation wikipedia , lookup
Mathematics of radio engineering wikipedia , lookup
Current source wikipedia , lookup
Public address system wikipedia , lookup
Audio power wikipedia , lookup
Chirp spectrum wikipedia , lookup
Electronic engineering wikipedia , lookup
Flexible electronics wikipedia , lookup
Negative feedback wikipedia , lookup
Signal-flow graph wikipedia , lookup
Zobel network wikipedia , lookup
Integrated circuit wikipedia , lookup
Resistive opto-isolator wikipedia , lookup
Opto-isolator wikipedia , lookup
Two-port network wikipedia , lookup
Transcript
COLORADO STATE UNIVERSITY ECE 332: ELECTRONIC PRINCIPLES II HOMEWORK 10 1. A common source amplifier that can be represented by the equivalent circuit shown below has πΆππ = 2ππΉ, πΆππ = 0.1ππΉ, πΆπΏ = 2ππΉ, ππ = 4 ππ΄/π, and π β²π ππ = π β²πΏ = 20πΞ©. Find the midband gain π΄π ,(i.e. DC gain), the input capacitance πΆππ using the Miller approximation, and an estimate of the 3-dB frequency ππ» due to πΆππ and π β²π ππ . 2. A common source amplifier modeled with the equivalent circuit of the figure shown below is specified to have πΆππ = 2ππΉ, πΆππ = 0.1ππΉ, πΆπΏ = 2ππΉ, ππ = 4 ππ΄/π, and π β²πΏ = 20πΞ©. Find π΄π , π3ππ΅ due to total R and C at the output node, and gain-bandwidth produce, ππ‘ . 3. In the amplifier shown below, RD = 1kο and CL = 1pF. Neglecting channel-length modulation and other capacitances, determine the frequency at which the gain falls by 10% (about 1dB) Page 1 of 2 4. Express the β3dB of the circuits shown below in terms of ro, gm of transistors and CL. 5. A two-stage cascade amplifier consisting two identical stages is shown below. RD=100Kο, CL = 1pF, and gm = 1mS. Neglecting channel length modulation and other parasitic capacitances, draw the Bode plot for Vout/Vin for the circuit. 6. Due to a manufacturing error, a parasitic resistance, RP, has appeared in series with the source of the transistor as shown below. Ignore channel length modulation and other parasitic capacitance, derive expressions for all poles and zeros in this circuit. Page 2 of 2