* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Download A Low-Power CMOS Output Buffer A low
Electrical ballast wikipedia , lookup
Electrical substation wikipedia , lookup
Power engineering wikipedia , lookup
Audio power wikipedia , lookup
Three-phase electric power wikipedia , lookup
Immunity-aware programming wikipedia , lookup
History of electric power transmission wikipedia , lookup
Current source wikipedia , lookup
Pulse-width modulation wikipedia , lookup
Surge protector wikipedia , lookup
Amtrak's 25 Hz traction power system wikipedia , lookup
Stray voltage wikipedia , lookup
Distribution management system wikipedia , lookup
Power MOSFET wikipedia , lookup
Resistive opto-isolator wikipedia , lookup
Schmitt trigger wikipedia , lookup
Alternating current wikipedia , lookup
Voltage regulator wikipedia , lookup
Variable-frequency drive wikipedia , lookup
Voltage optimisation wikipedia , lookup
Mains electricity wikipedia , lookup
Buck converter wikipedia , lookup
Switched-mode power supply wikipedia , lookup
Opto-isolator wikipedia , lookup
Power inverter wikipedia , lookup
A Low-Power CMOS Output Buffer A low-power CMOS output buffer, called the low-swing bootstrapped feedback-controlled split-path (LBFS) CMOS buffer is proposed.By using the feedback-controlled split-path method, the short-circuit current of the output inverter stage is eliminated. The dynamic power dissipation of the LBFS CMOS buffer can be reduced by limited the gate voltage swing of the output inverter. Moreover, the propagation delay of the LBFS buffer is also reduced by non-full-swing gate voltage of the output inverter. By HSPICE simulation, the power dissipation and the noise of the LBFS CMOS buffer can be reduced over 20% in comparison to conventional CMOS tapered buffer under various supply voltage, operating frequency and capacitive load.