Download V850ES - Renesas e-Learning

Survey
yes no Was this document useful for you?
   Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Document related concepts
no text concepts found
Transcript
V850 Architecture Overview
High performance and Energy Efficient
Bobby Wong
Renesas Electronics Corporation
2017/05/23
Rev. 20100602a
©2010. Renesas Electronics Corporation, All rights reserved.
00000-A
Agenda
 V850 Positioning among the REA Products
 V850 MCU family
 Naming convention
 Product family
 V850ES Architecture for Performance
 Pipeline enhancements
 Instruction enhancement
 V850ES Low Power and Energy Efficiency
 High performance at low freqency
 Flexible standby modes
2
©2010. Renesas Electronics Corporation, All rights reserved.
50MHz
78K0R
M16C
20MHz
32MHz
32-bit
32-bit
R32C
100MHz
V850ES
32-bit
General
Purpose
20MHz
RX600
100MHz
200MHz
H8S/SX
8-bit
32-bit
V850ES
RX600
SH-3
78K0
16-bit
Ultra Low
Power
200MHz
32-bit
32-bit
SH-2A
200MHz
240MHz
32-bit
TFT LCD
Control
High-end
Connectivity
600MHz
SH-4
16-bit
32-bit
SH-2A
Application
Processor
16-bit
32-bit
SH-4A
32-bit
32-bit
MCU and MPU Solutions
R8C
50MHz
50MHz
10MHz
20MHz
Application Focused Solutions
3
WiFi
Motor Control
SH, RX, R8C
SH, RX, R8C
Capacitive
Touch
©2010. Renesas Electronics Corporation, All rights reserved.
R8C
Industrial CAN
Lighting
R8C, R32C, SH
78K0
MCU Naming Convention
V850ES / J G 3 -L
CPU Core Type
V850
V850E
V850ES
V850E2
: V850
: V850E1
: V850ES
: V850E2
Line up
H
J
M
I
: 5V GP
: 3V GP
: High end GP
: Motor ASSP
Spec/ Pin count
C : 40/48pin
E : 64pin
F : 80pin
G : 100pin
H : 128pin
J : 144pin
K : 176pin
L : 208pin
“x” means a wildcard
V850ES/Jx3-L, V850ES/Hx3
Generation
The bigger the number, the
later the generation
Option
-L : Low Power
-H : High Performance/USB
-U/-E : USB Host/Ethernet
4
©2010. Renesas Electronics Corporation, All rights reserved.
V850 MCU Products in 2010
Connectivity
Ultra Low Power
General Purpose
V850ES/Jx3-H
V850ES/Jx3
V850ES/Jx3-L
81 DMIPS v2.1
USB Device
62 DMIPS v2.1
STOP Current 1.5uA
Max Freq: 32MHz
Voltage: 2.85 – 3.6V
Pins: 100-144
Flash: 385-1024 KB
RAM: 32-60 KB
Max Freq: 20MHz
Voltage: 2.0 -3.6V
Pins: 80 - 100
Flash: 256 - 512KB
RAM: 32 - 40KB
General Purpose
Low Power
Connectivity
V850ES/Jx3-L
USB Device
Max Freq: 20MHz
Voltage 2.85-3.6V
Pins: 100
Flash: 256 - 512 KB
RAM: 40 KB
5
©2010. Renesas Electronics Corporation, All rights reserved.
Max Freq: 48MHz
Voltage: 2.85-3.6V
Pins: 48 -128
Flash: 16-512 KB
RAM: 8-56KB
V850ES/Jx3-U
81 DMIPS v2.1
USB Device + Host
Max Freq: 48MHz
Voltage 2.85-3.6V
Pins: 100-128
Flash: 384-512 KB
RAM: 48-56KB
V850ES/Jx3-E
84 DMIPS v2.1
Eth MAC + USB Device
Max Freq: 50MHz
Voltage: 2.85-3.6V
Pins: 128-144
Flash: 256-512 KB
RAM: 76-128KB
What is unique about V850 MCUs?
High performance in Small Package
V850ES delivers 1.9DMIPS/MHz as small as 7x7mm 48-pin package
Energy Efficient for Portable Application
V850ES/Jx3-L delivers 0.3mA/DMIPS
Flexible sleep and wake up for portable application
Radio can wake up sleeping V850 by sending data/clock on CSI
Fast Response Time for control
Minimum 4 cycles compared to Cortex-M3 12 cycles1
High density Flash with automotive reliability
Transparent Error Correction Code embedded in flash
1
6
Source: http://www.arm.com/products/processors/cortex-m/cortex-m3.php
©2010. Renesas Electronics Corporation, All rights reserved.
V850ES MCU Architecture
High Performance and Low Power
7
©2010. Renesas Electronics Corporation, All rights reserved.
V850 Architecture
 Harvard Architecture
 Separate Instruction and Data buses to reduce congestion from the von
Neumann architecture single bus architecture
 Bus Control Unit with DMA
 Data transfer without MCU intervention
 MCU can continue execution – increase performance
 DMA bring data in/out – increase bandwidth
8
©2010. Renesas Electronics Corporation, All rights reserved.
Enhanced Pipeline Delivering High Performance
 Enhanced 5-stage pipeline with Branch/Load Pipe and NonBlock Load/Store delivering 1.9DMIPS/MHz
 Branch address can be calculated in ID stage to reduce
typical branch penalty
 Load/store buffer hide 1 clock cycle memory latency
9
©2010. Renesas Electronics Corporation, All rights reserved.
Branch/Load Pipe hides latency
 Typical BEQ instruction: BEQ REG1, REG2, Immediate
 Compare REG1 and REG2 in ALU (EX stage)
 Address calculation can only be done in EX stage
 V850 Conditional Branch: BCOND Immediate
 Branch using Flag such as Zero, Carry, Negative and etc
 Address calculation is done in ID stage
10
©2010. Renesas Electronics Corporation, All rights reserved.
Branch/Load Pipe hides latency
 Typical LOAD instruction: LD REG1, REG2, Immediate
CLK2:
Resolve REG2
CLK1:
LD instruction is fetch
CLK1:
SLD instruction is fetch
CLK3:
Calculate Address
CLK4:
Load data
CLK2:
Calculate Address by adding Immediate to
a special element register
CLK5:
Write data to REG1
CLK3, 4
Load data and write to Reg1
 V850 Short LOAD instruction: SLD REG1, Immediate
11
©2010. Renesas Electronics Corporation, All rights reserved.
Load/Store Buffer reduces stalling pipe
 Load/store stalls a traditional RISC 5-stage pipeline
CLK1:
LD instruction
CLK2:
Next Instruction
CLK2:
LD instruction
CLK3:
Next Instruction
CLK3:
LD instruction
CLK4:
Next Instruction
CLK4:
LD instruction
CLK 5 and after
Stall of LD stalls the whole pipe
 Enhanced load/store buffer reduces pipeline stall
LD instruction
Next Instruction
12
©2010. Renesas Electronics Corporation, All rights reserved.
Instruction Set For Performance and Fast Control
 Fast computation





Saturated arithmetic operation
16x16 hardware multiplier to support fast multiplication
Single cycle shift with barrel shift hardware
Single cycle bit manipulation operation
Single cycle byte swap
 Fast Response
 Conditional Branch
– Branch based on Flag (C, Z and etc) hide 1 clock latency
 Table of Function Call
– Faster address calculation for long call
13
©2010. Renesas Electronics Corporation, All rights reserved.
Low Power Consumption
 Enhanced pipeline delivers high performance at 1.9DMIPS/MHz
(v2.1)
 V850ES can operate at a low frequency to achieve the same
processing performance as Cortex-M3 (1.25 DMIPS/MHz) 1
 Lower frequency consumes less power
DMIPS (2.1)
DMIPS/MHz
A Cortex-M3
based MCU
V850ES/Jx3-L
1.25
1.95
CPU
Freq.
Flash Freq.
2
2
36MHz
24 MHz
(1 wait state @ 36MHz)
(max Flash freq = 24MHz)
20MHz
20 MHz (0 wait state)
(max Flash freq = 32MHz)
DMIPS
(2.1) 3
Run Current
3.3V 25C2
0.4mA/DM
40 DMIPS
17.3mA
0.3mA/DM
39 DMIPS
12mA
1 Source: http://www.arm.com/products/processors/cortex-m/cortex-m3.php
2 Based on values stated in an MCU vendor’s Cortex M3 based MCU datasheet
3 Based on internal benchmarking
14
©2010. Renesas Electronics Corporation, All rights reserved.
Energy
Efficiency
Low Power Consumption
 Enhanced pipeline delivers high performance at 1.9DMIPS/MHz
(v2.1)
 V850ES can operate at a low frequency to achieve the same
processing performance as Cortex-M3 (1.25 DMIPS/MHz) 1
 Lower frequency consumes less power
DMIPS (2.1)
DMIPS/MHz
CPU
Freq.
2
Flash Freq.
2
A Cortex-M3
based MCU
1.25
36MHz
24 MHz
(1 wait state @ 36MHz)
(max Flash freq = 24MHz)
V850ES/Jx3-L
1.95
20MHz
20 MHz (0 wait state)
(max Flash freq = 32MHz)
1
DMIPS
(2.1) 3
Run Current
3.3V 25C2
Energy
Efficiency
40 DMIPS
17.3mA
0.4mA/DMIPS
39 DMIPS
12mA
0.3mA/DMIPS
Source: http://www.arm.com/products/processors/cortex-m/cortex-m3.php
Based on values stated in an MCU vendor’s Cortex M3 based MCU datasheet
3 Based on internal benchmarking
2
15
©2010. Renesas Electronics Corporation, All rights reserved.
Different Standby Modes and Options
 Different operation modes to tailor application needs
2
Mode
RUN
16
32kHz oscillator/PLL can be switched on/off
Condition
32kHz
Osc.
Ckt.
Main
Osc.
Ckt.
PLL
ON2
ON
ON2
CPU
ON
©2010. Renesas Electronics Corporation, All rights reserved.
Peripherals
RTC
Others
ON
ON
Regulator
Flash
RAM/Register
ON
ON
Retained
Different Standby Modes and Options
 Different operation modes to tailor application needs
2
Mode
Condition
32kHz
Osc.
Ckt.
Main
Osc.
Ckt.
PLL
RUN
ON2
ON
ON2
HALT
ON2
ON
ON2
17
32kHz oscillator/PLL can be switched on/off
CPU
Peripherals
Regulator
Flash
RAM/Register
RTC
Others
ON
ON
ON
ON
ON
Retained
STOP
ON
ON
ON
ON
Retained
©2010. Renesas Electronics Corporation, All rights reserved.
Different Standby Modes and Options
 Different operation modes to tailor application needs
1
2
Mode
Condition
32kHz
Osc.
Ckt.
Main
Osc.
Ckt.
PLL
RUN
ON2
ON
ON2
HALT
ON2
ON
IDLE1
ON2
ON
18
RTC and some peripherals such as UART can be left on
32kHz oscillator/PLL can be switched on/off
CPU
Peripherals
Regulator
Flash
RAM/Register
RTC
Others
ON
ON
ON
ON
ON
Retained
ON2
STOP
ON
ON
ON
ON
Retained
ON2
STOP
STOP1
STOP1
ON
ON
Retained
©2010. Renesas Electronics Corporation, All rights reserved.
Different Standby Modes and Options
 Different operation modes to tailor application needs
1
2
Mode
Condition
32kHz
Osc.
Ckt.
Main
Osc.
Ckt.
PLL
RUN
ON2
ON
ON2
HALT
ON2
ON
IDLE1
ON2
IDLE2
ON2
19
RTC and some peripherals such as UART can be left on
32kHz oscillator/PLL can be switched on/off
CPU
Peripherals
Regulator
Flash
RAM/Register
RTC
Others
ON
ON
ON
ON
ON
Retained
ON2
STOP
ON
ON
ON
ON
Retained
ON
ON2
STOP
STOP1
STOP1
ON
ON
Retained
ON
ON2
STOP
STOP1
STOP1
ON
OFF
Retained
©2010. Renesas Electronics Corporation, All rights reserved.
Different Standby Modes and Options
 Different operation modes to tailor application needs
1
2
Mode
Condition
32kHz
Osc.
Ckt.
Main
Osc.
Ckt.
PLL
RUN
ON2
ON
ON2
HALT
ON2
ON
IDLE1
ON2
IDLE2
STOP
20
RTC and some peripherals such as UART can be left on
32kHz oscillator/PLL can be switched on/off
CPU
Peripherals
Regulator
Flash
RAM/Register
RTC
Others
ON
ON
ON
ON
ON
Retained
ON2
STOP
ON
ON
ON
ON
Retained
ON
ON2
STOP
STOP1
STOP1
ON
ON
Retained
ON2
ON
ON2
STOP
STOP1
STOP1
ON
OFF
Retained
ON2
STOP
STOP
STOP
STOP1
STOP1
Low Power
OFF
Retained
©2010. Renesas Electronics Corporation, All rights reserved.
Different Standby Modes and Options
 Different operation modes to tailor application needs
1
2
Mode
RTC and some peripherals such as UART can be left on
32kHz oscillator can be switched on/off
Condition
32kHz
Osc.
Ckt.
Main
Osc.
Ckt.
PLL
RUN
ON2
ON
ON2
HALT
ON2
ON
IDLE1
ON2
IDLE2
CPU
Peripherals
Regulator
Flash
RAM/Register
RTC
Others
ON
ON
ON
ON
ON
Retained
ON2
STOP
ON
ON
ON
ON
Retained
ON
ON2
STOP
STOP1
STOP1
ON
ON
Retained
ON2
ON
ON2
STOP
STOP1
STOP1
ON
OFF
Retained
STOP
ON2
STOP
STOP
STOP
STOP1
STOP1
Low Power
OFF
Retained
RTC
Backup
(Jx3-L,
with
384KB
or up)
ON
STOP
STOP
STOP
ON
STOP
OFF
OFF
Only RTC
Registers
21
©2010. Renesas Electronics Corporation, All rights reserved.
Comparison to a Cortex-M3-based MCU
DMIPS (2.1)
DMIPS/MHz
CPU
Freq.
Flash Freq.
1
1
DMIPS
(2.1) 2
Run Current
3.3V 25C1
Energy
Efficiency
A Cortex M3based MCU
1.25
36MHz
24 MHz
(1 wait state @ 36MHz)
40
DMIPS
17.3mA
0.4mA/DMIPS
V850ES/Jx3-L
1.95
20MHz
20 MHz (0 wait state)
39
DMIPS
12mA
0.3mA/DMIPS
Stop Mode Current 1
uA
Cortex-M3 based MCU
V850ES/Jx3-L
16
12
8
4
0
Stop Mode
1 Based on values stated in an MCU vendor’s Cortex M3 based MCU datasheet
2 Based on internal benchmarking
22
©2010. Renesas Electronics Corporation, All rights reserved.
Scalable Family to Meet Different Cost Structure
Jx3
Jx3
Jx3
Jx3
1 MB
768 KB
512 KB
Performance: 39 – 90 DMIPS (v2.1)
Packages: 40 – 144 Pins
Flash Memory: 16k - 1M bytes
Jx3-U
Jx3-E
Jx3-U
Jx3-H
Jx3-H
Jx3
Jx3-L
Jx3
Jx3-L
Jx3-E
384 KB
2010/11 Product Expansion
Jx3-U
Jx3-U
Jx3-H
Jx3-H
Jx3
Jx3-L
Jx3-E
Jx3-E
Jx3
Jx3-L
Jx3-E
256 KB
Jx3-H
Jx3-H
Jx3-H
Jx3-H
Jx3-L
128 KB
Jx3-L
Jx3-H
Jx3-L
Jx3-H
Jx3-H
Jx3-H
Jx3-L
Jx3-L
Jx3-L
Jx3-H
Jx3-H
Jx3-H
Jx3-L
Jx3-L
Jx3-L
Jx3-H
Jx3-H
Jx3-H
Jx3-E Ethernet + USB device
Jx3-L
Jx3-L
Jx3-L
Jx3-U USB host + USB device
Jx3-H
Jx3-H
Jx3-H
Jx3-H USB device
Jx3-L
Jx3-L
Jx3-L
40pin
48pin
Jx3-L
Jx3-L
Jx3 General Purpose
Jx3-L Low Power
64 KB
32 KB
16 KB
23
64pin
Jx3-L Low Power + USB device
80pin
©2010. Renesas Electronics Corporation, All rights reserved.
100pin
128pin
144pin
Thank You
Renesas Electronics Corporation
©2010. Renesas Electronics Corporation, All rights reserved.
©2010. Renesas Electronics Corporation, All rights reserved.
Related documents