Download Multilevel Multi-phase Digital Pulse width modulator

Survey
yes no Was this document useful for you?
   Thank you for your participation!

* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project

Document related concepts

Chirp compression wikipedia , lookup

Power inverter wikipedia , lookup

Electronic engineering wikipedia , lookup

Opto-isolator wikipedia , lookup

Electric power system wikipedia , lookup

Audio power wikipedia , lookup

Utility frequency wikipedia , lookup

Variable-frequency drive wikipedia , lookup

Buck converter wikipedia , lookup

History of electric power transmission wikipedia , lookup

Chirp spectrum wikipedia , lookup

Television standards conversion wikipedia , lookup

Voltage optimisation wikipedia , lookup

Power engineering wikipedia , lookup

Pulse-width modulation wikipedia , lookup

Power over Ethernet wikipedia , lookup

Alternating current wikipedia , lookup

Switched-mode power supply wikipedia , lookup

Mains electricity wikipedia , lookup

Three-phase electric power wikipedia , lookup

Transcript
Multilevel Multi-phase Digital Pulse width modulator Project
Summary
In power industry, multiphase converters provide merits due to using more than three
phases in drive applications. Also, multilevel converters allow high power ratings with
limited voltages. Multilevel multiphase technology combines the benefits of both
technologies.
Project Specifications:
A space vector pulse width modulation (SVPWM) algorithm for multilevel multiphase
voltage source converters was presented in IEEE TRANSACTIONS ON INDUSTRIAL
ELECTRONICS, VOL. 55, NO. 5, pp. 1933-1942, MAY 2008. Get the Article from
IEEEXplore, discuss it with the instructor, and implement it in Altera FPGA.
Phase I:
Article acquisition and discussion with instructor:
Acquire the IEEE journal article by using TTU library resources. Discuss with instructor
to share common understanding.
Phase II:
Implementation:
 Implement feasible parts of the SVPWM on the available FPGA board. Spread
the work among team members. You might use libraries if available.
Phase III:
Analysis:
 Report on the success of module designs, simulation results, and synthesis metrics
(Logic element utilization, power consumption, and maximum operating
frequency).