Download 74LVX08 Low Voltage Quad 2-Input AND Gate

Survey
yes no Was this document useful for you?
   Thank you for your participation!

* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project

Document related concepts

Test probe wikipedia , lookup

Flip-flop (electronics) wikipedia , lookup

List of vacuum tubes wikipedia , lookup

Radio transmitter design wikipedia , lookup

Nanofluidic circuitry wikipedia , lookup

Josephson voltage standard wikipedia , lookup

Amplifier wikipedia , lookup

Multimeter wikipedia , lookup

TRIAC wikipedia , lookup

Analog-to-digital converter wikipedia , lookup

Ohm's law wikipedia , lookup

Immunity-aware programming wikipedia , lookup

Current source wikipedia , lookup

Integrating ADC wikipedia , lookup

Valve audio amplifier technical specification wikipedia , lookup

Wilson current mirror wikipedia , lookup

Transistor–transistor logic wikipedia , lookup

CMOS wikipedia , lookup

Resistive opto-isolator wikipedia , lookup

Valve RF amplifier wikipedia , lookup

Power electronics wikipedia , lookup

Power MOSFET wikipedia , lookup

Operational amplifier wikipedia , lookup

Voltage regulator wikipedia , lookup

Surge protector wikipedia , lookup

Schmitt trigger wikipedia , lookup

Current mirror wikipedia , lookup

Switched-mode power supply wikipedia , lookup

Opto-isolator wikipedia , lookup

Rectiverter wikipedia , lookup

Transcript
Revised September 2003
74LVX08
Low Voltage Quad 2-Input AND Gate
General Description
Features
The LVX08 contains four 2-input AND gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.
■ Input voltage level translation from 5V to 3V
■ Ideal for low power/low noise 3.3V applications
■ Guaranteed simultaneous switching noise level and
dynamic threshold performance
Ordering Code:
Order Number
Package Number
74LVX08M
74LVX08SJ
74LVX08MTC
Package Description
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
M14D
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MTC14
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Connection Diagram
IEEE/IEC
Pin Descriptions
Pin Names
© 2003 Fairchild Semiconductor Corporation
Description
An , Bn
Inputs
On
Outputs
DS011602
www.fairchildsemi.com
74LVX08 Low Voltage Quad 2-Input AND Gate
May 1993
74LVX08
Absolute Maximum Ratings(Note 1)
Recommended Operating
Conditions (Note 2)
−0.5V to +7.0V
Supply Voltage (VCC)
DC Input Diode Current (IIK)
Supply Voltage (VCC)
VI = −0.5V
−20 mA
−0.5V to 7V
DC Input Voltage (VI)
2.0V to 3.6V
Input Voltage (VI)
0V to 5.5V
Output Voltage (VO)
DC Output Diode Current (IOK)
0V to VCC
−40°C to +85°C
Operating Temperature (TA)
VO = −0.5V
−20 mA
VO = VCC + 0.5V
+20 mA
Input Rise and Fall Time (∆t/∆V)
0 ns/V to 100 ns/V
−0.5V to VCC + 0.5V
DC Output Voltage (VO)
DC Output Source
±25 mA
or Sink Current (IO)
DC VCC or Ground Current
Note 1: The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
±50 mA
(ICC or IGND)
−65°C to +150°C
Storage Temperature (TSTG)
Power Dissipation
180 mW
Lead Temperature (TL)
Note 2: Unused inputs must be held HIGH or LOW. They may not float.
240°C
(Soldering, 10 seconds)
DC Electrical Characteristics
Symbol
VIH
VIL
VOH
VOL
VCC
Parameter
HIGH Level Input Voltage
LOW Level Input Voltage
HIGH Level Output Voltage
LOW Level Output Voltage
TA = +25°C
Min
TA = −40°C to +85°C
Typ
Max
Min
2.0
1
1.5
3.0
2.0
2.0
3.6
2.4
2.4
0.5
0.5
3.0
0.8
0.8
3.6
0.8
0.8
1.9
2.0
1.9
3.0
2.9
3.0
2.9
3.0
2.58
Conditions
V
2.0
2.0
Units
Max
V
VIN = VIL or VIH
IOH = −4 mA
2.48
2.0
0.0
3.0
0.0
0.1
IOH = −50 µA
IOH = −50 µA
V
VIN = V IL or VIH IOL = 50 µA
0.1
0.1
0.1
3.0
0.36
0.44
IOL = 50 µA
V
IOL = 4 mA
IIN
Input Leakage Current
3.6
±0.1
±1.0
µA
VIN = 5.5V or GND
ICC
Quiescent Supply Current
3.6
2.0
20.0
µA
VIN = VCC or GND
Noise Characteristics (Note 3)
Symbol
Parameter
TA = 25°C
VCC
(V)
Typ
Limit
Units
CL (pF)
VOLP
Quiet Output Maximum Dynamic VOL
3.3
0.3
0.5
V
50
VOLV
Quiet Output Minimum Dynamic VOL
3.3
−0.3
−0.5
V
50
VIHD
Minimum HIGH Level Dynamic Input Voltage
3.3
2.0
V
50
VILD
Maximum LOW Level Dynamic Input Voltage
3.3
0.8
V
50
Note 3: Input tr = tf = 3 ns
www.fairchildsemi.com
2
Symbol
tPLH
TA = +25°C
VCC
Parameter
(V)
Propagation Delay Time
2.7
tPHL
3.3 ± 0.3
Min
Typ
TA =−40°C to +85°C
Max
Min
Max
CL (pF)
Units
6.3
11.4
1.0
13.5
15
8.8
14.9
1.0
17.0
50
4.8
7.1
1.0
8.5
7.3
10.6
1.0
12.0
tOSLH
Output to Output Skew
2.7
1.5
1.5
tOSHL
(Note 4)
3.3
1.5
1.5
ns
15
50
50
ns
Note 4: Parameter guaranteed by design. tOSLH = |t PLHm − tPLHn|, tOSHL = |t PHLm − tPHLn|
Capacitance
Symbol
TA = +25°C
Parameter
Min
TA = −40°C to +85°C
Typ
Max
10
CIN
Input Capacitance
4
CPD
Power Dissipation
18
Min
Units
Max
10
pF
pF
Capacitance (Note 5)
Note 5: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
3
www.fairchildsemi.com
74LVX08
AC Electrical Characteristics
74LVX08
Physical Dimensions inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M14A
www.fairchildsemi.com
4
74LVX08
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M14D
5
www.fairchildsemi.com
74LVX08 Low Voltage Quad 2-Input AND Gate
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC14
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
2. A critical component in any component of a life support
device or system whose failure to perform can be reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
user.
www.fairchildsemi.com
www.fairchildsemi.com
6