Download Octal bus buffer with 3 state outputs (inverted)

Survey
yes no Was this document useful for you?
   Thank you for your participation!

* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project

Document related concepts

Test probe wikipedia , lookup

Multimeter wikipedia , lookup

Analog-to-digital converter wikipedia , lookup

Flip-flop (electronics) wikipedia , lookup

Ohm's law wikipedia , lookup

Radio transmitter design wikipedia , lookup

Amplifier wikipedia , lookup

Surge protector wikipedia , lookup

Integrating ADC wikipedia , lookup

Two-port network wikipedia , lookup

Resistive opto-isolator wikipedia , lookup

Power MOSFET wikipedia , lookup

Valve audio amplifier technical specification wikipedia , lookup

CMOS wikipedia , lookup

Immunity-aware programming wikipedia , lookup

Valve RF amplifier wikipedia , lookup

Wilson current mirror wikipedia , lookup

Power electronics wikipedia , lookup

Transistor–transistor logic wikipedia , lookup

Voltage regulator wikipedia , lookup

Operational amplifier wikipedia , lookup

Schmitt trigger wikipedia , lookup

Current mirror wikipedia , lookup

Switched-mode power supply wikipedia , lookup

Opto-isolator wikipedia , lookup

Rectiverter wikipedia , lookup

Transcript
M74HC540
OCTAL BUS BUFFER
WITH 3 STATE OUTPUTS (INVERTED)
■
■
■
■
■
■
■
HIGH SPEED:
tPD = 9ns (TYP.) at VCC = 6V
LOW POWER DISSIPATION:
ICC = 4µA(MAX.) at TA=25°C
HIGH NOISE IMMUNITY:
VNIH = V NIL = 28 % VCC (MIN.)
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 6mA (MIN)
BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
WIDE OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 6V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 540
DESCRIPTION
The 74HC540 is an advanced high-speed CMOS
OCTAL BUS BUFFER (3-STATE) fabricated with
silicon C2MOS technology. The M74HC541 is an
inverting buffer.
The 3-STATE control gate operates as a two input
AND such that if either G1 and G2 are high, all
eight output are in the high impedance state. In
)
(s
t
c
u
DIP
PACKAGE
TUBE
t
e
l
o
s
b
O
TSSOP
u
d
o
r
P
e
ORDER CODES
DIP
SOP
TSSOP
)
s
(
ct
SOP
M74HC540B1R
M74HC540M1R
T&R
M74HC540RM13TR
M74HC540TTR
order to enhance PC board layout the M74HC540
offer a pinout having inputs and outputs on
opposite sides of the package.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
d
o
r
P
e
t
e
l
o
s
b
O
PIN CONNECTION AND IEC LOGIC SYMBOLS
August 2001
1/10
M74HC540
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN No
SYMBOL
NAME AND FUNCTION
1, 19
2, 3, 4, 5, 6,
7, 8, 9
18, 17, 16,
15, 14, 13,
12, 11
10
20
G1, G2
A1 to A8
Output Enable Inputs
Data Inputs
Y1 to Y8
Bus Outputs
GND
VCC
Ground (0V)
Positive Supply Voltage
)
s
(
ct
TRUTH TABLE
INPUT
G1
G2
H
X
L
L
X
H
L
L
X : Don’t Care
Z : High Impedance
)
(s
ABSOLUTE MAXIMUM RATINGS
t
c
u
Symbol
VCC
Parameter
Supply Voltage
An
s
b
O
e
t
e
ol
X
X
H
L
u
d
o
OUTPUT
Pr
Yn
Z
Z
L
H
Value
Unit
-0.5 to +7
V
-0.5 to VCC + 0.5
-0.5 to VCC + 0.5
V
DC Input Diode Current
± 20
mA
IOK
DC Output Diode Current
± 20
mA
IO
DC Output Current
± 35
mA
d
o
r
VI
DC Input Voltage
VO
DC Output Voltage
IIK
P
e
t
e
l
o
ICC or IGND DC VCC or Ground Current
s
b
O
PD
Power Dissipation
Tstg
Storage Temperature
TL
Lead Temperature (10 sec)
V
± 70
mA
500(*)
mW
-65 to +150
°C
300
°C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65 °C; derate to 300mW by 10mW/ °C from 65°C to 85°C
2/10
M74HC540
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
VCC
Value
Supply Voltage
VI
Input Voltage
VO
Output Voltage
Top
Operating Temperature
Input Rise and Fall Time
tr, tf
Unit
2 to 6
V
0 to VCC
V
0 to VCC
V
-55 to 125
°C
VCC = 2.0V
0 to 1000
ns
VCC = 4.5V
0 to 500
ns
VCC = 6.0V
0 to 400
ns
)
s
(
ct
DC SPECIFICATIONS
Test Condition
Symbol
VIH
VIL
VOH
Parameter
TA = 25°C
VCC
(V)
High Level Input
Voltage
Min.
2.0
4.5
6.0
2.0
4.5
6.0
Low Level Input
Voltage
High Level Output
Voltage
1.5
3.15
4.2
IO=-20 µA
4.5
IO=-20 µA
IOZ
ICC
u
d
o
-40 to 85°C
Max.
e
t
e
l
Pr
Min.
Max.
1.5
3.15
4.2
0.5
1.35
1.8
-55 to 125°C
Min.
Max.
1.5
3.15
4.2
0.5
1.35
1.8
V
0.5
1.35
1.8
1.9
2.0
1.9
1.9
4.4
4.5
4.4
4.4
IO=-20 µA
5.9
6.0
5.9
5.9
IO=-6.0 mA
4.18
4.31
4.13
4.10
IO=-7.8 mA
5.68
5.8
5.63
5.60
Unit
V
V
Low Level Output
Voltage
2.0
IO=20 µA
0.0
0.1
0.1
0.1
4.5
IO=20 µA
0.0
0.1
0.1
0.1
ete
6.0
IO=20 µA
0.0
0.1
0.1
0.1
4.5
IO=6.0 mA
0.17
0.26
0.33
0.40
6.0
IO=7.8 mA
0.18
0.26
0.33
0.40
6.0
VI = VCC or GND
± 0.1
±1
±1
µA
6.0
VI = VIH or VIL
VO = VCC or GND
± 0.5
±5
± 10
µA
6.0
VI = VCC or GND
4
40
80
µA
l
o
s
b
O
b
O
s
(
t
c
u
d
o
6.0
II
)-
2.0
4.5
Typ.
so
6.0
VOL
Value
Pr
Input Leakage
Current
High Impedance
Output Leakage
Current
Quiescent Supply
Current
V
3/10
M74HC540
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns)
Test Condition
Symbol
Parameter
tTLH tTHL Output Transition
Time
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
tPLH tPHL Propagation Delay
Time
tPZL tPZH High Impedance
Output Enable
Time
tPLZ tPHZ High Impedance
Output Disable
Time
TA = 25°C
CL
(pF)
VCC
(V)
Value
Min.
50
50
150
50
RL = 1 KΩ
150
RL = 1 KΩ
50
RL = 1 KΩ
CAPACITIVE CHARACTERISTICS
Typ.
Max.
25
7
6
40
10
9
56
14
12
47
13
11
61
17
14
52
15
13
60
12
10
85
17
14
115
23
20
110
22
19
135
27
23
110
22
19
s
(
t
c
CIN
o
r
P
Input Capacitance
e
t
e
ol
CPD
s
b
O
du
Parameter
Power Dissipation
Capacitance (note
1)
VCC
(V)
Min.
Max.
75
19
13
105
21
18
145
29
25
140
28
24
170
34
29
140
28
24
Unit
Max.
90
18
15
130
26
22
175
35
30
165
33
28
205
41
35
165
33
28
ns
ns
)
s
(
ct
u
d
o
ns
ns
ns
ns
Value
TA = 25°C
Min.
Min.
let
Test Condition
Symbol
-55 to 125°C
r
P
e
o
s
b
O
)
-40 to 85°C
Typ.
Max.
5.0
5
10
5.0
31
-40 to 85°C
-55 to 125°C
Min.
Min.
Max.
10
Unit
Max.
10
pF
pF
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/8 (per gate)
4/10
M74HC540
TEST CIRCUIT
)
s
(
ct
u
d
o
TEST
tPLH, tPHL
tPZL, tPLZ
e
t
e
ol
tPZH, tPHZ
CL = 50pF/150pF or equivalent (includes jig and probe capacitance)
R1 = 1KΩ or equivalent
RT = ZOUT of pulse generator (typically 50Ω)
Pr
SWITCH
Open
VCC
GND
s
b
O
WAVEFORM 1: PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)
)
(s
t
c
u
d
o
r
P
e
t
e
l
o
s
b
O
5/10
M74HC540
WAVEFORM 2 : OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)
)
s
(
ct
u
d
o
r
P
e
t
e
l
o
)
(s
t
c
u
d
o
r
P
e
t
e
l
o
s
b
O
6/10
s
b
O
M74HC540
Plastic DIP-20 (0.25) MECHANICAL DATA
mm.
inch
DIM.
MIN.
a1
0.254
B
1.39
TYP
MAX.
MIN.
TYP.
MAX.
0.010
1.65
0.055
0.065
b
0.45
0.018
b1
0.25
0.010
D
)
s
(
ct
25.4
E
8.5
e
2.54
e3
22.86
u
d
o
0.335
7.1
I
3.93
s
(
t
c
1.34
e
t
e
ol
bs
O
)
3.3
Z
Pr
0.100
F
L
1.000
0.900
0.280
0.155
0.130
0.053
u
d
o
r
P
e
t
e
l
o
s
b
O
P001J
7/10
M74HC540
SO-20 MECHANICAL DATA
mm.
inch
DIM.
MIN.
TYP
A
MAX.
MIN.
TYP.
a1
2.65
MAX.
0.1
0.104
0.2
a2
0.004
0.008
2.45
0.096
b
0.35
0.49
0.014
b1
0.23
0.32
0.009
C
0.5
0.019
)
s
(
ct
0.012
0.020
c1
u
d
o
45° (typ.)
D
12.60
13.00
0.496
E
10.00
10.65
0.393
e
1.27
e3
11.43
F
7.40
7.60
L
0.50
1.27
M
)
(s
S
e
t
e
ol
s
b
O
0.75
Pr
0.512
0.419
0.050
0.450
0.291
0.300
0.020
0.050
0.029
8° (max.)
t
c
u
d
o
r
P
e
t
e
l
o
s
b
O
PO13L
8/10
M74HC540
TSSOP20 MECHANICAL DATA
mm.
inch
DIM.
MIN.
TYP
MAX.
A
MIN.
TYP.
MAX.
1.2
A1
0.05
A2
0.8
b
0.047
0.15
0.002
0.004
0.006
1.05
0.031
0.039
0.041
0.19
0.30
0.007
c
0.09
0.20
0.004
D
6.4
6.5
6.6
0.252
E
6.2
6.4
6.6
0.244
E1
4.3
4.4
4.48
1
e
bs
0.65 BSC
K
0°
L
0.45
let
o
s
b
0.60
s
(
t
c
0.75
du
ro
P
e
0.0089
0.256
0.260
0.252
0.260
0.173
0.176
0.0256 BSC
0°
8°
0.018
0.024
0.030
u
d
o
r
P
e
A
O
)
8°
0.012
t
e
l
o
0.169
)
s
(
ct
A2
A1
b
O
K
e
L
E
c
D
E1
PIN 1 IDENTIFICATION
1
0087225C
9/10
M74HC540
)
s
(
ct
u
d
o
r
P
e
t
e
l
o
)
(s
s
b
O
t
c
u
d
o
r
P
e
t
e
l
o
s
b
O
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom
© http://www.st.com
10/10