• Study Resource
  • Explore
    • Arts & Humanities
    • Business
    • Engineering & Technology
    • Foreign Language
    • History
    • Math
    • Science
    • Social Science

    Top subcategories

    • Advanced Math
    • Algebra
    • Basic Math
    • Calculus
    • Geometry
    • Linear Algebra
    • Pre-Algebra
    • Pre-Calculus
    • Statistics And Probability
    • Trigonometry
    • other →

    Top subcategories

    • Astronomy
    • Astrophysics
    • Biology
    • Chemistry
    • Earth Science
    • Environmental Science
    • Health Science
    • Physics
    • other →

    Top subcategories

    • Anthropology
    • Law
    • Political Science
    • Psychology
    • Sociology
    • other →

    Top subcategories

    • Accounting
    • Economics
    • Finance
    • Management
    • other →

    Top subcategories

    • Aerospace Engineering
    • Bioengineering
    • Chemical Engineering
    • Civil Engineering
    • Computer Science
    • Electrical Engineering
    • Industrial Engineering
    • Mechanical Engineering
    • Web Design
    • other →

    Top subcategories

    • Architecture
    • Communications
    • English
    • Gender Studies
    • Music
    • Performing Arts
    • Philosophy
    • Religious Studies
    • Writing
    • other →

    Top subcategories

    • Ancient History
    • European History
    • US History
    • World History
    • other →

    Top subcategories

    • Croatian
    • Czech
    • Finnish
    • Greek
    • Hindi
    • Japanese
    • Korean
    • Persian
    • Swedish
    • Turkish
    • other →
 
Profile Documents Logout
Upload
Wideband, Low-Distortion Fully Differential Amplifiers (Rev. D)
Wideband, Low-Distortion Fully Differential Amplifiers (Rev. D)

... may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. (2) The THS450x may incorporate a PowerPAD on the underside of the chip. This acts as a heatsink and must be connected to a th ...
AD7792 数据手册DataSheet下载
AD7792 数据手册DataSheet下载

... Change to Functional Block Diagram ........................................... 1 Changes to Specifications Section.................................................. 3 Changes to Specifications Endnote 1............................................. 5 Changes to Table 5, Table 6, and Table 7 ......... ...
MAX5099 Dual, 2.2MHz, Automotive Synchronous Buck Converter with 80V Load-Dump Protection General Description
MAX5099 Dual, 2.2MHz, Automotive Synchronous Buck Converter with 80V Load-Dump Protection General Description

... to make trade-offs between the size, efficiency, and cost. The high switching frequency also allows these devices to operate outside the AM band for automotive applications. These regulators can be protected against high voltage transients such as a load-dump condition by using the integrated overvo ...
K20 Sub-Family - RS Components International
K20 Sub-Family - RS Components International

... 2. input pins • have their passive filter disabled (PORTx_PCRn[PFE]=0) ...
MMA7260QT ±1.5g - 6g Three Axis Low-g
MMA7260QT ±1.5g - 6g Three Axis Low-g

... circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for an ...
±1.5g - 6g Three Axis Low-g Micromachined Accelerometer
±1.5g - 6g Three Axis Low-g Micromachined Accelerometer

... circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for an ...
The GA is a high-performance/low noise general
The GA is a high-performance/low noise general

...  Fmax.≧FA>FB≧FMIN. (Cn-02) (Cn-04) (Cn-05) (Cn-07) ...
AS1363
AS1363

... between the two voltages (reference and sample) creates an output from the error amplifier that drives the series control element to reduce the difference to a minimum. The error amplifier incorporates additional buffering to drive the relatively large gate capacitance of the series pass Pchannel MO ...
AD7792/AD7793 3-Channel, Low Noise, Low Power, 16-/24-Bit ∑
AD7792/AD7793 3-Channel, Low Noise, Low Power, 16-/24-Bit ∑

TPC development on the right track. The development - UvA-DARE
TPC development on the right track. The development - UvA-DARE

... Figure 4.1: Simulation of an avalanche and ion drift in an Ar/iC4 H10 80/20 gas mixture. The graphs show the amount of charge as a function of the distance to the anode at four different times. At t=0 the avalanche starts with one electron, starting 50 µm from the anode, and ends with approximately 4 ...
UCC28060 数据资料 dataSheet 下载
UCC28060 数据资料 dataSheet 下载

... efficiency with low-cost components—to higher power ratings than previously possible. By utilizing a Natural Interleaving technique, both channels operate as masters (that is, there is no slave channel) synchronized to the same frequency. This approach delivers inherently strong matching, faster res ...
TPA2031D1 数据资料 dataSheet 下载
TPA2031D1 数据资料 dataSheet 下载

... consists of a differential amplifier and a common-mode amplifier. The differential amplifier ensures that the amplifier outputs a differential voltage on the output that is equal to the differential input times the gain. The common-mode feedback ensures that the common-mode voltage at the output is ...
TDA8950 2 x 150 W class-D power amplifier - Rcl
TDA8950 2 x 150 W class-D power amplifier - Rcl

MMA7260QT - NXP Semiconductors
MMA7260QT - NXP Semiconductors

4.5V to 28V Input, Synchronous PWM Buck Controllers
4.5V to 28V Input, Synchronous PWM Buck Controllers

... power-management solution for DDR memory. The MAX8553 generates 1/2 VREFIN voltage for VTT and VTTR. The VTT and VTTR tracking voltages are maintained within 1% of 1/2 VREFIN. The MAX8554 is a 4.5V to 28V input voltage, nontracking step-down controller with a low 0.6V feedback threshold voltage. The ...
AD5415 数据手册DataSheet 下载
AD5415 数据手册DataSheet 下载

... automatic or synchronous update mode is selected, whereby the DAC is updated on the 16th clock falling edge when the device is in standalone mode, or on the rising edge of SYNC when in daisy-chain mode. Serial Clock Input. By default, data is clocked into the input shift register on the falling edge ...
MAX15046 40V, High-Performance, Synchronous Buck Controller EVALUATION KIT AVAILABLE
MAX15046 40V, High-Performance, Synchronous Buck Controller EVALUATION KIT AVAILABLE

... The MAX15046 synchronous step-down controller operates from a 4.5V to 40V input-voltage range and generates an adjustable output voltage from 85% of the inputvoltage down to 0.6V while supporting loads up to 25A. As long as the device supply voltage is within 5.0V to 5.5V, the input power bus (VIN) ...
TS2DDR2811 数据资料 dataSheet 下载
TS2DDR2811 数据资料 dataSheet 下载

... DESCRIPTION/ORDERING INFORMATION The TS2DDR2811 is a 8-channel single-pole single-throw (SPST) signal switch capable of switching signals with bandwidth in excess of 1 GHz. The device includes a select pin (SEL) that is used to select any 1 of the 8 channel inputs. This select pin controls the data ...
Subharmonic Mixers in CMOS Microwave Integrated Circuits Bradley Richard Jackson
Subharmonic Mixers in CMOS Microwave Integrated Circuits Bradley Richard Jackson

... This thesis explores the design and applications of subharmonic mixers in CMOS microwave integrated circuits. First, a 2× down-converting subharmonic mixer is demonstrated with a measured conversion gain of 8 dB using a 2.1 GHz RF signal. Extending the concept of the 2× subharmonic mixer, a 4× subha ...
BD8203EFV
BD8203EFV

... Figure LC filter chart ④In addition, there is a method of adding the capacitor of about 2200pF (arbitrary capacity) between each output and GNT in the PWM driver (Sled). In this case, the wiring for GNT must not have common impedances with other signals. ...
AD7190 数据手册DataSheet下载
AD7190 数据手册DataSheet下载

... 24-bit sigma-delta (∑-Δ) analog to digital converter (ADC). The on-chip low noise gain stage means that signals of small amplitude can be interfaced directly to the ADC. The device can be configured to have two differential inputs or four pseudo differential inputs. The on-chip channel sequencer all ...
GRE110
GRE110

2 × 2W Filterless Class-D Stereo Audio Amplifier SSM2356
2 × 2W Filterless Class-D Stereo Audio Amplifier SSM2356

... The fully differential input of the SSM2356 provides excellent rejection of common-mode noise on the input. Input coupling capacitors can be omitted if the dc input common-mode voltage is approximately VDD/2. The preset gain of SSM2356 can be selected between 6 dB and 18 dB with no external componen ...
LTC6406 - 3GHz, Low Noise, Rail-to-Rail Input
LTC6406 - 3GHz, Low Noise, Rail-to-Rail Input

... Note 11: Because the LTC6406 is a feedback amplifier with low output impedance, a resistive load is not required when driving an ADC. Therefore, typical output power can be very small in many applications. In order to compare the LTC6406 with RF style amplifiers that require 50Ω load, the output volta ...


... The amplifier is designed with the process D01MH from OMMIC whose characteristics have been analyzed in Chapter IV. The first step in the design process is to select the suitable transistor size to fulfill the circuit specifications; this size should be large enough to provide the required gain but ...
< 1 ... 28 29 30 31 32 33 34 35 36 ... 241 >

Phase-locked loop

A phase-locked loop or phase lock loop (PLL) is a control system that generates an output signal whose phase is related to the phase of an input signal. While there are several differing types, it is easy to initially visualize as an electronic circuit consisting of a variable frequency oscillator and a phase detector. The oscillator generates a periodic signal. The phase detector compares the phase of that signal with the phase of the input periodic signal and adjusts the oscillator to keep the phases matched. Bringing the output signal back toward the input signal for comparison is called a feedback loop since the output is ""fed back"" toward the input forming a loop.Keeping the input and output phase in lock step also implies keeping the input and output frequencies the same. Consequently, in addition to synchronizing signals, a phase-locked loop can track an input frequency, or it can generate a frequency that is a multiple of the input frequency. These properties are used for computer clock synchronization, demodulation, and frequency synthesis.Phase-locked loops are widely employed in radio, telecommunications, computers and other electronic applications. They can be used to demodulate a signal, recover a signal from a noisy communication channel, generate a stable frequency at multiples of an input frequency (frequency synthesis), or distribute precisely timed clock pulses in digital logic circuits such as microprocessors. Since a single integrated circuit can provide a complete phase-locked-loop building block, the technique is widely used in modern electronic devices, with output frequencies from a fraction of a hertz up to many gigahertz.
  • studyres.com © 2025
  • DMCA
  • Privacy
  • Terms
  • Report