Download "Analog Interface Circuits"

Survey
yes no Was this document useful for you?
   Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Transcript
TLC32040C, TLC32040I, TLC32041C, TLC32041I
ANALOG INTERFACE CIRCUITS
SLAS014E – SEPTEMBER 1987 – REVISED MAY 1995
explanation of internal timing configuration (continued)
The ability to advance or retard conversion timing is particularly useful for modem applications. This feature
allows controlled changes in the A/D and D/A conversion timing. This feature can be used to enhance
signal-to-noise performance, to perform frequency-tracking functions, and to generate nonstandard modem
frequencies.
If the transmit and receive sections are configured to be synchronous (see WORD/BYTE description), then both
the low-pass and bandpass switched-capacitor filter clocks are derived from TX counter A. Also, both the D/A
and A/D conversion timing are derived from the TX counter A and TX counter B. When the transmit and receive
sections are configured to be synchronous, the RX counter A, RX counter B, RA register, RA’ register, and RB
registers are not used.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
9
Document related concepts

Buck converter wikipedia, lookup

Switched-mode power supply wikipedia, lookup

Opto-isolator wikipedia, lookup

Metadyne wikipedia, lookup

Resistive opto-isolator wikipedia, lookup

Pulse-width modulation wikipedia, lookup

Immunity-aware programming wikipedia, lookup

Heterodyne wikipedia, lookup

Phase-locked loop wikipedia, lookup

Analog-to-digital converter wikipedia, lookup

Oscilloscope history wikipedia, lookup

Dynamic range compression wikipedia, lookup

Flip-flop (electronics) wikipedia, lookup

Time-to-digital converter wikipedia, lookup

Mechanical filter wikipedia, lookup

Ringing artifacts wikipedia, lookup

Similar