Download ADF7023-J (Rev. 0)

Survey
yes no Was this document useful for you?
   Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Transcript
High Performance, Low
Power, ISM Band
FSK/GFSK/OOK/MSK/GMSK
Silicon Anomaly
ADF7023-J
Transceiver IC
ICICXXXXXXXXXXXXXXXXXXXXXXX
This anomaly sheet describes the known bugs,
anomalies, and workarounds for the ADF7023-J transceiver and relates to Silicon Revision 1.2,
which has corresponding silicon revision readback codes of 0x70, 0x23, 0x01, and 0x02. See the ADF7023-J data sheet for details on
XXX
how to read the silicon revision codes.
Analog Devices, Inc., is committed, through future silicon revisions, to continuously improve silicon functionality. Analog Devices tries
XXXXXXXXXXXXXXXXXXXXXXXXXX
to ensure that these future silicon revisions remain
compatible with your present software/systems by implementing the recommended
workarounds outlined here.
ADF7023-J FUNCTIONALITY ISSUES
Silicon Revision Readback
Product Code MSB = 0x70
Product Code LSB = 0x23
Silicon Revision Code MSB = 0x01
Silicon Revision Code LSB = 0x02
Chip Marking
ADF7023-JBCPZ
Silicon Status
Release
Anomaly Sheet
Rev. 0
No. of Reported Anomalies
5
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2011 Analog Devices, Inc. All rights reserved.
ADF7023-J
Silicon Anomaly
FUNCTIONALITY ISSUES
Table 1. RC Oscillator Accuracy [er001]
Background
Issue
Workaround
Related Issues
The RC oscillator can be used to control the wake-up timing of the ADF7023-J low power modes. Its typical accuracy is
specified as 1.5% after a calibrat ion at 25°C.
The calibration range of the RC oscillator is not sufficient to ensure a 1.5% typical accuracy on all devices. This can result
in the postcalibration accuracy on some devices being significantly greater than 1.5%.
For applications requiring accurate low power mode timing, the 32.768 kHz external oscillator should be used.
None.
Table 2. External PA and LNA Enable on ADCIN_ATB3 and ATB4 [er002]
Background
Issue
Workaround
Related Issues
External PA and LNA enable signals from the ADF7023-J can be configured on the ADCIN_ATB3 and ATB4 pins,
respectively. The specified typical VOH is 1.8 V and the specified typical VOL is 0.1 V.
The output voltage levels of the PA and LNA enable signals on ADCIN_ATB3 and ATB4 do not meet the specified VOH
and VOL specifications in the ADF7023-J data sheet. The actual VOH and VOL levels are shown in Table 3.
An external level translator or buffer may be required to ensure that the appropriate logic trigger points of the external
circuitry are met.
er003 (see Table 4).
Table 3. Typical Output Voltage Levels on ADCIN_ATB3 and ATB4 [er002]
Parameter
ADCIN_ATB3, Output High Voltage, VOH
ADCIN_ATB3, Output Low Voltage, VOL
ADCIN_ATB3, Output Low Voltage, VOL
ATB4, Output High Voltage, VOH
ATB4, Output Low Voltage, VOL
ATB4, Output Low Voltage, VOL
ADCIN_ATB3, Output High Voltage, VOH
ADCIN_ATB3, Output Low Voltage, VOL
ADCIN_ATB3, Output Low Voltage, VOL
ATB4, Output High Voltage, VOH
ATB4, Output Low Voltage, VOL
ATB4, Output Low Voltage, VOL
Typical (V)
2.2
0.64
2.04
2.2
0.53
2.08
1.38
0.65
1.8
1.38
0.55
1.8
Conditions
VDD = 3.6 V, IOH = 100 µA
VDD = 3.6 V, IOL = 0.2 µA
VDD = 3.6 V, IOL = 1.0 µA
VDD = 3.6 V, IOH = 100 µA
VDD = 3.6 V, IOL = 0.2 µA
VDD = 3.6 V, IOL = 1.0 µA
VDD = 1.8 V, IOH = 100 µA
VDD = 1.8 V, IOL = 0.2 µA
VDD = 1.8 V, IOL = 1.0 µA
VDD = 1.8 V, IOH = 100 µA
VDD = 1.8 V, IOL = 0.2 µA
VDD = 1.8 V, IOL = 1.0 µA
Table 4. External PA and LNA Enable on XOSC32KP_GP5_ATB1 and XOSC32KN_ATB2 [er003]
Background
Issue
Workaround
Related Issues
External PA and LNA enable signals from the ADF7023-J can be configured on the XOSC32KP_GP5_ATB1 and
XOSC32KN_ATB2 pins.
The PA and LNA enable signals on XOSC32KP_GP5_ATB1 and XOSC32KN_ATB2 are nonfunctional.
Use the external PA and LNA enable signals on ADCIN_ATB3 and ATB4.
er002 (see Table 2).
Table 5. Optimum Uncalibrated Image Attenuation [er004]
Background
Issue
Workaround
Related Issues
The typical uncalibrated image attenuation is specified as 36 dB at 954 MHz.
To achieve the typical uncalibrated image attenuation values specified in the ADF7023-J data sheet, it is required to use
the recommended default values for IMAGE_REJECT_CAL_PHASE (Address 0x118) and
IMAGE_REJECT_CAL_AMPLITUDE (Address 0x119).
To achieve the specified uncalibrated image attenuation at 954 MHz, set IMAGE_REJECT_CAL_AMPLITUDE = 8 and
IMAGE_REJECT_CAL_PHASE = 55.
None.
Rev. 0 | Page 2 of 4
ADF7023-J
Silicon Anomaly
Table 6. Receiver Sensitivity at 910 MHz [er005]
Background
Issue
The 910 MHz channel falls exactly on the 35th harmonic of the 26 MHz crystal reference.
When the ADF7023-J receiver is configured for reception at 910 MHz ± (IF bandwidth × 2), the receiver sensit ivity
can be degraded by up to 20 dB.
Workaround
The degradation in receiver sensitivity at 910 MHz ± (IF bandwidth × 2) can be significantly improved by using the
following configuration:
1. Disable the AGC by setting AGC_LOCK_MODE (in Register RADIO_CFG_7, Address 0x113) = 0x01.
2. Set the receiver gain to the maximum by sett ing AGC_MODE (Address 0x35D) = 0x36.
3. Disable the ADC by writ ing 0x0F to MCR Register 0x324.
None.
Related Issues
SECTION 1. ADF7023-J FUNCTIONALITY ISSUES
Reference Number
Description
Status
er001
er002
er003
er004
er005
RC oscillator accuracy
External PA and LNA enable on ADCIN_ATB3 and ATB4
External PA and LNA enable on XOSC32KP_GP5_ATB1 and XOSC32KN_ATB2
Optimum uncalibrated image attenuation
Receiver sensitivity at 910 MHz
Open
Open
Open
Open
Open
Rev. 0 | Page 3 of 4
ADF7023-J
Silicon Anomaly
NOTES
©2011 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
S09834-0-4/11(0)
Rev. 0 | Page 4 of 4
Document related concepts

Mains electricity wikipedia, lookup

History of electric power transmission wikipedia, lookup

Buck converter wikipedia, lookup

Switched-mode power supply wikipedia, lookup

Opto-isolator wikipedia, lookup

Current mirror wikipedia, lookup

Alternating current wikipedia, lookup

Metadyne wikipedia, lookup

Voltage optimisation wikipedia, lookup

Voltage regulator wikipedia, lookup

Schmitt trigger wikipedia, lookup

Resistive opto-isolator wikipedia, lookup

Rectifier wikipedia, lookup

Stray voltage wikipedia, lookup

Surge protector wikipedia, lookup

Current source wikipedia, lookup

Triode wikipedia, lookup

Pulse-width modulation wikipedia, lookup

Variable-frequency drive wikipedia, lookup

Islanding wikipedia, lookup

Power inverter wikipedia, lookup

Immunity-aware programming wikipedia, lookup

Wien bridge oscillator wikipedia, lookup

Heterodyne wikipedia, lookup

Multimeter wikipedia, lookup

Power MOSFET wikipedia, lookup

Semiconductor device wikipedia, lookup

Tektronix analog oscilloscopes wikipedia, lookup