Download performance analysis of sssc based on 48 pulse vsc

Survey
yes no Was this document useful for you?
   Thank you for your participation!

* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project

Document related concepts

Spark-gap transmitter wikipedia , lookup

Audio power wikipedia , lookup

Index of electronics articles wikipedia , lookup

Immunity-aware programming wikipedia , lookup

Decibel wikipedia , lookup

TRIAC wikipedia , lookup

Valve RF amplifier wikipedia , lookup

Operational amplifier wikipedia , lookup

Ohm's law wikipedia , lookup

Radio transmitter design wikipedia , lookup

Josephson voltage standard wikipedia , lookup

CMOS wikipedia , lookup

Schmitt trigger wikipedia , lookup

Resistive opto-isolator wikipedia , lookup

Integrating ADC wikipedia , lookup

Standing wave ratio wikipedia , lookup

Power MOSFET wikipedia , lookup

Current mirror wikipedia , lookup

Voltage regulator wikipedia , lookup

Surge protector wikipedia , lookup

Opto-isolator wikipedia , lookup

Switched-mode power supply wikipedia , lookup

Power electronics wikipedia , lookup

Rectiverter wikipedia , lookup

Transcript
International Journal of Electrical, Electronics and Data Communication, ISSN: 2320-2084
Volume-1, Issue-9, Nov-2013
PERFORMANCE ANALYSIS OF SSSC BASED ON 48 PULSE VSC
1
K.RAJASEKAHR CHOWDARY, 2B.DIVA LAKSHMI, 3R.RAVIKUMAR, 4G.KUSUMA,
5
G.GURIDHAR REDDY
1,2,3,4
Lendi Engg College Andhra Pradesh, India
Avanthi Engg college Andhra Pradesh,India
Email:[email protected], [email protected], [email protected], [email protected],
[email protected]
5
Abstract— This paper describes an active approach to series line compensation in which a synchronous voltage source
implemented by a gate-turn-off thyristor (GTO) based Voltage-sourced inverter, is used to provide controllable series
compensation. This compensator called static synchronous series compensator (SSSC) can provide controllable
compensating voltage. Static synchronous series compensator (SSSC) for the control of reactive power flow on transmission
line and its effectiveness through multi-pulse inverters is observed. The SSSC is based on injecting a voltage in given line to
counter the voltage drop produced by the inductive reactance of the line. The resulting transmission line emulates the control
of transmission line reactance and assists in controlling the power transmission capability. For analyzing the performance of
the SSSC inserted in series with the line a single machine infinite bus power system (SMIB) has been considered. SSSC
based on 48-pulse voltage source inverter is presented. Simulation of 6, 12, 48 multi pulse converter topologies using
PSCAD Version 4.2 has been performed. Harmonic analysis is compared for the above. The performance of SSSC with
faults like LLL-G and L-G are done. It has been found that the power transfer capability is enhanced by using SSSC.
Index Terms— Static Synchronous Series Compensator, multi pulse inverter, 48-pulse VSI, PI control strategy.
I.
INTRODUCTION
pulse converter are presented in [2]. In reference [2] a
simple PI controller is used for SSSC dc capacitor
voltage control based on fundamental frequency
model of the SSSC. The controller parameters are
selected with Eigen value analysis. The results are
validated with PSCAD simulation of IEEE FBM
model on power control studies.
The SSSC is a series FACTS device that produces
with appropriate control system, a balanced set of
three-phase controllable voltages which are in
quadrature with the transmission line current. The
SSSC has two mode of operation. If SSSC voltage is
function of the transmission line current, the SSSC
operates in constant reactance mode and when the
SSSC voltage is independent of the line current, the
SSSC operates in constant quadrature voltage mode.
An impedance compensation controller can
compensate for the transmission line resistance if an
SSSC is operated with an energy storage system [2].
An impedance compensation controller, when used
with an SSSC and no energy storage system, is
essentially a reactance compensation controller. The
reactance compensation controller is used to operate
the inverter in such a way that the injected alternating
voltage in series with the transmission line is
proportional to the line current with the emulated
reactance being the constant of proportionality.
When an SSSC injects an alternating voltage leading
the line current, it emulates An inductive reactance in
series with the transmission line causing the power
flow as well as the line current to decrease as the
level of compensation increases and the SSSC is
considered to be operating in an inductive mode.
When an SSSC injects an alternating voltage lagging
the line current, it emulates a capacitive reactance in
series with the transmission line causing the power
flow as well as the line current to increase as the level
of compensation increases and the SSSC is
considered to be operating in a capacitive mode.
Normally SSSC is made with GTO based voltage
source converter (VSC). Modeling and control of 48
II.
48-PULSE VSC CONFIGURATION
Using eight 6-pulse converters a 48-pulse waveform
can be attained. The eight 6-pulse VSC share the
same DC source. The purpose of combining
converters is to reduce the harmonic content in the
resulting voltage. To create a 48-pulse waveform with
a harmonic content in the order of n = 48m ±1, where
m = 0, 1, 2, ... the eight 6- pulse converter voltages
need to be phase shifted, and four of them need its
voltage scaled in magnitude. This is accomplished in
the following way .Each of the VSC needs a coupling
transformer. Four of them require a star-star with a
turn ratio 1:1, and the remaining four require a deltastar with a turn ratio 1:1/√,3. In order to completely
cancel the harmonic components out of the order of n
= 48m+1, where m = 0,1, 2, ..., the converters need
two sets of phase displacements. The first
displacement is made via the firing pulses that
determine the resultant voltage angle. The second one
can be obtained phase shifting each of the harmonic
components by phase shifting transformers ,
connected in series with the phase voltages in the
primary side of each coupling transformer to sum a
voltage in quadrature and produce the desired phase
shift. These quadrature voltages are obtained from the
three phase output voltages of each VSC. The phase
of the injected voltage determines the type of
Performance Analysis Of Sssc Based On 48 Pulse Vs
47
International Journal of Electrical, Electronics and Data Communication, ISSN: 2320-2084
Volume-1, Issue-9, Nov-2013
compensation. If the compensator’s voltage leads the
current by 900 the device acts as an inductive
reactance. On the other hand if the injected voltage
lags the current by 900 the SSSC acts as a capacitor.
Finally, the 48-pulse VSI based SSSC Configuration
is obtained by connecting 8 such 6-pulse converters
and coupling transformers along with the phase
shifting transformers to get a 48-pulse output
waveform which is almost sinusoidal as shown in fig
2.1.2 and 2.1.3 below. The harmonics involved in the
48-Pulse output waveform are of the order of 48n±1.
Where n= 0,1,2………… . That is the lowest
harmonics involved are 47th and 49th .
Fig.2 48-pulse output voltage wave forms
Fig.3 depicts the harmonic content of the phase
voltage of a 48-pulse VSC relative to the fundamental.
The harmonic content from the voltage simulation
using with PSCAD/EMTDC.
Fig.3 Harmonic content for a 48-pulse VSC
Similarly for 6, 12-pulse VSC for harmonic content
is done. Then comparing with these three pulses the
48-pulse having less harmonic percent as shown in
table 2.
Table 2: Harmonic Analysis
Fig.1 (a)Magnetic coupling circuit and phase shifting
transformers in (b)lagging or (c)leading configuration
Performance Analysis Of Sssc Based On 48 Pulse Vs
48
International Journal of Electrical, Electronics and Data Communication, ISSN: 2320-2084
IV.
Volume-1, Issue-9, Nov-2013
CONTROL SCHEME FOR SSSC
The controller is being designed for the SSSC by
using 48 pulse converters. The controller gains are
chosen through the IEEE first benchmark model
analysis. The controller consists of a dc reference
voltage and it is compared with the voltage across the
capacitor and this value is sent to the PI controller.
Fig.4 Schematic diagram of an SSSC compensated
transmission system
III.
POWER SYSTEM MODELING
In an SSSC, a synchronous voltage source (SVS) is
implemented by a gate turn-off thyristor (GTO) based
voltage source inverter (VSI) that is driven by a dc
storage capacitor. The SVS can produce a set of
alternating voltages approximately sinusoidal at the
desired fundamental frequency with controllable
amplitude and phase angle. It can therefore generate
or absorb reactive power when tied to an electrical
power system as shown in Fig.4. The SVS for power
transmission applications can be implemented by
various static power converters using semiconductor
switches of suitable rating and characteristics.
Usually 6 n-step VSIs are used for realizing the SVS.
In this configuration, a total n-numbers of identical,
elementary six-step inverters are operated from a
common dc bus, each to produce a compatible set of
three-phase, quasi-square wave output voltage
waveforms. These output voltages are shifted in time
from each other by a predetermined phase angle.
These voltage waveforms are combined, via an
appropriate magnetic structure to produce the multistep output. In this way the major families of
harmonics present in the constituent waves are
canceled out.
In SSSC, the SVS is connected in series with the
transmission line through an interfacing transformer,
as shown in Fig.4. When the injected series voltage is
in phase quadrature with the line current, SSSC
imitate the behavior of a series capacitor [6].
Fig. 2 shows the compensated Single machine
infinite bus system which consists of a generator,
exciter and the SSSC compensated transmission
network. Symbols L and R represent the inductance
and resistance of the transmission line respectively
and L2 represents the leakage inductance of the
transformer connected at the infinite bus.
1
Fig.6 Control Structure for SSSC FACTS Device
The control system for the SSSC device is shown in
fig. the basic synchronization signal θ is phase angle
of the transmission line current. The SSSC equivalent
impedance Xs is measured as the ratio of the q-axis
voltage of the SSSC device Veq to the magnitude of
transmission line current IL. this equivalent inserted
or equivalent (positive/negative) impedance is then
compared with the reference level of the
compensation impedance (SXL) . A proportional plus
integral PI controller generates the required small
phase displacement angle ∆ά of few degrees electric,
in order to charge or discharge the dc capacitor (C),
while a positive ∆ά discharges the dc side capacitor.
When Xref is negative , Vc lags by 900 and when Vc
leads IL by 900 and ∆ά. The final output of the
control system is the desired phase angle of the SSSC
device output voltage.
V.
SIMULATION RESUSLTS AND
DISCUSSIONS
The control strategy for the SSSC is also validated in
both capacitive and inductive operating modes when
the system is subjected to different faults.
2
A. Inductive Operation:
The purpose of PI controller is to retain the charge on
the capacitor because whenever the injected voltage
is not in 90deg phase displacement with the line
current, the real power exists at the ac terminals of
the inverter which then either charge or discharge the
dc capacitor, resulting in deviation in voltage from set
point. The PI controller then advances or retards the
Generator
L
R
Lr
Rr
L2
SSSC
Fig.5 Single-line diagram of an SSSC compensated power
system.
Performance Analysis Of Sssc Based On 48 Pulse Vs
49
International Journal of Electrical, Electronics and Data Communication, ISSN: 2320-2084
phase of the injected voltage relative to the line
current in order to adjust the power at ac terminals of
inverter and keep dc voltage constant. At steady state,
when the dc voltage remains constant no real power
is exchanged. The inverter will generate the required
injected voltage and the injected voltage is connected
to the system through coupling transformers. The
series injected voltage is varied by varying the dc
reference voltage. The o/p of the PI controller is
multiplied by the phase angle and compared with
reference angle.
Volume-1, Issue-9, Nov-2013
faults like LLL-G and L-G faults are done. The
duration of simulation time is set to 10 sec, by
varying capacitor Voltage, the change in real power
with respect to time is shown in below figures for
both capacitive and inductive modes also
corresponding output wave forms are shown below.
Capacitive mode:
Fig.9 Real power per unit Real Power Output in per unit
Fig.7 Inductive Compensation
The above figure shows the control strategy for the
SSSC in inductive compensation. Here ‘-‘ minus
sign indicates the nature of compensation like
inductive.
B. Capacitive Operation:
Fig.10 Firing angle in Degrees
Fig.8 Capacitive Compensation
The above figure shows the control strategy for the
SSSC in capacitive compensation. Here ‘+‘ plus
sign indicates the nature of compensation like
capacitive. Now the performance of SSSC with
Fig.12 Line to neutral voltage without SSSC
Performance Analysis Of Sssc Based On 48 Pulse Vs
50
International Journal of Electrical, Electronics and Data Communication, ISSN: 2320-2084
Volume-1, Issue-9, Nov-2013
It has been found that the closed loop control
scheme enabled the SSSC to inject a series voltage
of desired magnitude in order to maintain real power
flow over the transmission line. The output voltage
waveforms show that 48-pulse inverter generates
three phase sinusoidal output voltage with minimal
harmonic contents. The simulation results clearly
show the enhancement of power transfer over the
transmission line.
Inductive mode:
APPENDIX
Voltage Controller Parameters: PI Controller
Proportional Gain= 1
Integral Gain= 500
Fig.14 Real power output in per unit
REFERENCES
[1]
[2]
[3]
Fig.11 Reactive power output in per unit
[4]
[5]
[6]
[7]
[8]
Fig.13 Line to neutral voltage with SSSC
[9]
[10]
[11]
[12]
Fig.15 Reactive power output in per unit
[13]
CONCLUSION
[1] L, Sunil Kumar and A. Ghosh, “Modeling and Control
Design of a Static Synchronous Series Compensator”,
IEEE Trans. Power Delivery, Vol. 14, No, 4, pp.14481453, 1999.
[2] G.N, Pillai, A. Ghosh, A. Joshi, “Torsional oscillation
Studies in an SSSC compensated power system,” Electric
Power System Research, Vol.55, pp.57-64, 2000.
[3] IEEE SSR Task Force, “First Benchmark Model for
Computer Simulation of Subsynchronous Resonance,”
IEEE Trans. Power App, & System. Vol. PAS-96, No. 5,
pp. 1565-1571, 1977.
[4] B. Geethalakshmi. T. Hajmunnisa and P. Dananhayan,
Dynamic haracteristicAnalysis of SSSC Basedon48- Pulse
Inverter,IEEE Transactions on Power Systems,20 ( 8 ),
550-554, November 2007.
[5] Edris A., Mehraban A. S., Rehman, M., Gyugi.
L.,Arabi s., Reitman Controlling the flow of real and
reactive power IEEE Computer applications in power
systems 11(11), 20-25, 1998.
[6] L. Gyugyi, C.D. Schauder and K.K. Sen., Static
Synchronous Series Compensator- A Solid-State Approach
to the Series Compensation of transmission Lines, IEEE
Trans. Power Delivery, 12 (1), 406-417, 1997.
[7] Narain G. Hingorani, Laszlo Gyugi, Understanding
FACTS, Concepts and Technology of Flexible AC
Transmission Systems, Piscataway, NJ: IEEE press 2000.
[8] Zuniga-Haro, P., Ramirez, J.M., Static synchronous
series compensator operation based on 48-pulse VSC
Proceedings of the 37th annual North American Power
Symposium, 2005.
[9] K.K.Sen SSSC - Static Synchronous Series
Compensator: Theory, Modeling and Application, IEEE
Trans. Power Delivery, 13(1), 241-246, 1998.
[10] M. S. EI- Moursi , A. M. Sharaf Novel Controllers for
the 48-PulseVSC STATCOM and SSSC for Voltage
Regulation and Reactive Power Compensation, IEEE
Transaction on Power Systems, 20(4), 2005.
[11] A. M. Vural and K. C. Bayindir Converter level
modeling and control quasi multi-pulse SSSC, IEEE
symposium on electrical and electronics engineering, 698702, 2012.
[12] P. Geethalakshmi and P. Dananjayan A combined
multi-pulse and multilevel inverter based SSSC, 3rd IEEE
conference on Power systems at Kharagpur, 1-6, 2009.
[13] R. Thirumala Vasan, M. Janaki and N. Prabhu
Damping of SSR using subsynchronus current suppressor
with SSSC IEEE transactions on Power systems, 28(1),
2013.
The performance of SSSC composed of 48-pulse
inverter has been tested by simulation assuming that
SSSC is connected with 500KV transmission line.

Performance Analysis Of Sssc Based On 48 Pulse Vs
51